WO2021011761A1 - Method for mitigating laterial film growth in area selective deposition - Google Patents

Method for mitigating laterial film growth in area selective deposition Download PDF

Info

Publication number
WO2021011761A1
WO2021011761A1 PCT/US2020/042305 US2020042305W WO2021011761A1 WO 2021011761 A1 WO2021011761 A1 WO 2021011761A1 US 2020042305 W US2020042305 W US 2020042305W WO 2021011761 A1 WO2021011761 A1 WO 2021011761A1
Authority
WO
WIPO (PCT)
Prior art keywords
film
metal
sam
blocking layer
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2020/042305
Other languages
English (en)
French (fr)
Inventor
Kandabara Tapily
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Tokyo Electron US Holdings Inc
Original Assignee
Tokyo Electron Ltd
Tokyo Electron US Holdings Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd, Tokyo Electron US Holdings Inc filed Critical Tokyo Electron Ltd
Priority to JP2022503017A priority Critical patent/JP7531981B2/ja
Priority to KR1020227001116A priority patent/KR102780321B1/ko
Publication of WO2021011761A1 publication Critical patent/WO2021011761A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/42Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
    • H10P14/43Chemical deposition, e.g. chemical vapour deposition [CVD]
    • H10P14/432Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/61Formation of materials, e.g. in the shape of layers or pillars of insulating materials using masks
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6326Deposition processes
    • H10P14/6328Deposition from the gas or vapour phase
    • H10P14/6334Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H10P14/6336Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6326Deposition processes
    • H10P14/6328Deposition from the gas or vapour phase
    • H10P14/6334Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H10P14/6339Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/65Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
    • H10P14/6502Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials
    • H10P14/6506Formation of intermediate materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • H10W20/031Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • H10W20/071Manufacture or treatment of dielectric parts thereof
    • H10W20/074Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers

Definitions

  • the present invention relates to semiconductor processing, and more particularly, to methods for area selective film deposition using a plurality of blocking layers to reduce lateral film growth.
  • Embodiments of the invention provide methods for selective material film formation using a plurality of blocking layers.
  • a substrate processing method includes providing a substrate containing a first film, a second film, and a third film, forming a first blocking layer on the first film, forming a second blocking layer on the second film, where the second blocking layer is different from the first blocking layer, and selectively forming a material film on the third film.
  • the substrate processing method includes providing a substrate containing a metal film, a metal-containing liner surrounding the metal film, and a dielectric film surrounding the metal-containing liner, forming a first blocking layer containing a first self-assembled monolayer (SAM) on the metal film, forming a second blocking layer containing a second SAM on the metal-containing liner, where the first SAM is different from the second SAM, and selectively forming a material film on the dielectric film.
  • SAM self-assembled monolayer
  • the substrate processing method includes providing a substrate containing a metal film, a metal-containing liner containing a metal compound and surrounding the metal film, and a dielectric film surrounding the metal- containing liner, forming a first blocking layer containing a first self-assembled monolayer (SAM) on the metal film, forming a second blocking layer containing a second SAM on the metal-containing liner, wherein the first SAM includes a thiol and the second SAM includes a phosphonate.
  • SAM self-assembled monolayer
  • the method further includes selectively forming a material film on the dielectric film by depositing the material film on the dielectric film, depositing material film nuclei on the metal film, the metal-containing liner, or both the metal film and the metal- containing liner film, and removing the material film nuclei by etching.
  • FIG. 1 is a process flow diagram for a method of selectively forming a material film on a substrate according to an embodiment of the invention
  • FIGS. 2A– 2F show schematic cross-sectional views of a method of selectively forming a material film on a substrate according to an embodiment of the invention
  • FIG. 3 is a process flow diagram for a method of selectively forming a material film on a substrate according to an embodiment of the invention.
  • FIGS. 4A– 4F show schematic cross-sectional views of a method of selectively forming a material film on a substrate according to an embodiment of the invention.
  • Embodiments of the invention provide methods for selective formation of a material film on a surface of a semiconductor device using a plurality of blocking layers on the different substrate materials.
  • Embodiments of the invention may be applied to area selective deposition (ASD) using surface sensitive deposition processes such as atomic layer deposition (ALD), chemical vapor deposition (CVD), and spin-on deposition.
  • ALD atomic layer deposition
  • CVD chemical vapor deposition
  • spin-on deposition spin-on deposition.
  • the method requires fewer processing steps when compared to conventional lithography and etching processes and can further provide an improved margin for line-to-line breakdown and electrical leakage performance in the semiconductor device.
  • the process flow diagram 1 includes, in 100, providing substrate 2 containing a first film 200 having a first surface 200A, a second film 202 having a second surface 202A, and a third film 204 having a third surface 204A.
  • the incoming planarized substrate 2 has the surfaces 200A, 202A, and 204A in the same horizontal plane.
  • one or more of the surfaces 200A, 202A, and 204A may be offset vertically.
  • the first film 200, the second film 202, and the third film 204 can have different chemical compositions.
  • one of those films includes a dielectric film, another film includes a metal-containing liner, and yet another film includes a metal film containing a pure or a substantially pure metal.
  • the dielectric film can, for example, contain SiO 2 , Al 2 O 3 , HfO 2 , TiO 2 , ZrO 2 , SiN, SiCN, SiCOH, or a combination thereof.
  • the dielectric film is a low-k material (k ⁇ 4) that does not contain a metal element.
  • the metal-containing liner can, for example, contain a metal compound such as a metal nitride (e.g., TiN or TaN) or a metal oxide (e.g., MnO 2 or Al 2 O 3 ), or graphene, or a second metal film (e.g., Co or Ru) that is different from the metal film.
  • the metal film can, for example, contain Cu, Al, Ta, Ti, W, Ru, Co, Ni, Pt, or Mo.
  • the surfaces 200A, 202A, and 204A for the substrate 2 are optionally cleaned, modified, or both cleaned and modified, in preparation for ASD on one or more of the films 200, 202, and 204.
  • a planarization process used for forming the exemplary planarized substrate 2 can include a chemical mechanical polishing (CMP) process that uses a rotating polishing pad and a chemical slurry. The CMP process can leave polishing residue and oxidized material on the planarized substrate 2, and a surface cleaning process may be used for removing those contaminants.
  • the surface cleaning process can also provide the desired surface termination for further processing or a separate surface modification process may be performed to achieve the desired surface termination.
  • the surface cleaning process can include exposing the substrate 2 to a liquid containing an acid (e.g., citric acid or acetic acid) or to a gas phase plasma (e.g., plasma-excited H 2 gas).
  • the method includes forming a first blocking layer 201 on the first film 200.
  • the first blocking layer 201 can physically prevent or reduce subsequent deposition of a material film on the first film 200.
  • the first blocking layer 201 includes a self-assembled monolayer (SAM) that is selectively formed on the first film 200 relative to the second film 202 and the third film 204.
  • the first blocking layer 201 can be formed by exposing the substrate 2 to a reactant gas that contains a molecule that is capable of selectively forming the SAM.
  • SAMs are molecular assemblies that are spontaneously formed on substrate surfaces by adsorption and are organized into more or less large ordered domains.
  • a SAM can include a molecule that possesses a head group, a tail group, and a functional end group.
  • a SAM is created by the chemisorption of head groups onto the substrate surface from the vapor phase at room temperature or above room temperature, followed by a slow organization of the tail groups. Initially, at small molecular density on the surface, adsorbate molecules form either a disordered mass of molecules or form an ordered two-dimensional "lying down phase", and at higher molecular coverage, over a period of minutes to hours, begin to form three- dimensional crystalline or semicrystalline structures on the substrate surface. The head groups assemble together on the substrate, while the tail groups assemble far from the substrate.
  • the head group of the molecule forming the SAM may be selected in view of the ability of the molecule to chemically bond to the different chemical species on different surfaces.
  • SAM molecules include thiols, silanes, carboxylates, and
  • a thiol may be used to form a SAM on a metal film
  • a silane may be used to form a SAM on a dielectric film
  • a phosphonate may be used to form a SAM on a metal-containing liner.
  • a carboxylic acid can be tailored for either a metal film or an oxide dielectric film.
  • silanes include molecules that contain C, H, Cl, F, and Si atoms, or C, H, Cl, and Si atoms.
  • Non-limiting examples of silanes include
  • Non-limiting examples of thiols include 1-octadecylthiol (CH 3 (CH 2 ) 6 CH 2 SH), 1-dodecylthiol (CH 3 (CH 2 ) 10 CH 2 SH), and 1H,1H,2H,2H-Perfluoro-1-decanethiol (CF 3 (CF 2 ) 7 CH 2 CH 2 SH).
  • Non-limiting examples of phosphonic acids include octadecyl phosphonic acid (C 18 H 39 O 3 P) and decyl phosphonic acid (C 10 H 23 O 3 P).
  • a non-limiting example of a carboxylic acid is decanoic acid (C 10 H 20 O 2 ).
  • the method further includes forming a second blocking layer 203 on the second film 202.
  • the second blocking layer 203 can include a SAM that is chemically different from the first blocking layer 201.
  • the second blocking layer 203 can densify the first blocking layer 201.
  • the second blocking layer 203 may be formed on the substrate 2 before forming the first blocking layer 201.
  • the formation of the first blocking layer 201 and the second blocking layer 203 may overlap in time, for example by exposing the substrate 2 to a reactant gas containing two different SAM molecules.
  • the method further includes depositing a material film 205 on the substrate 2, where the material film 205 is preferentially deposited on the third film 204 relative to the second film 202 and the first film 200, due to the blocking effects of the first blocking layer 201 on the first film 200 and the second blocking layer 203 on the second film 202.
  • the deposition of the material film 205 may not be completely selective to the third film 204 due to incomplete blocking of the first and second blocking layers 201 and 203, and unwanted deposition of material film nuclei 205A on the first material 200 and on the second material 202 can occur.
  • the material film nuclei 205 have the same or similar chemical composition as the material film 205.
  • the film nuclei 205A may form a thin complete layer on the first film 200, the second film 202, or both, where the thin complete layer is thinner than the material film 205 on the third film 204.
  • the material film 205 can include SiO 2 , a metal, a metal oxide, or a metal nitride.
  • the metal can include a pure or substantially pure metal selected from Cu, Al, Ta, Ti, W, Ru, Co, Ni, Pt, or Mo, for example.
  • the metal oxide can, for example, include HfO 2 , ZrO 2 , or Al 2 O 3 .
  • the metal nitride can, for example, include HfN, ZrN, or AlN.
  • the metal oxide film may be deposited by ALD or plasma-enhanced ALD (PEALD) using alternating exposures of a metal-containing precursor and an oxidizer (e.g., H 2 O, H 2 O 2 , plasma-excited O 2 , or O 3 ), and the metal nitride film may be deposited by ALD or PEALD using alternating exposures of a metal-containing precursor and an nitrogen-containing gas (e.g., NH 3 , N 2 H 4 , or plasma-excited N 2 )
  • a metal-containing precursor e.g., H 2 O, H 2 O 2 , plasma-excited O 2 , or O 3
  • an oxidizer e.g., H 2 O, H 2 O 2 , plasma-excited O 2 , or O 3
  • an nitrogen-containing gas e.g., NH 3 , N 2 H 4 , or plasma-excited N 2
  • steps 102– 108 may be repeated at least once to increase a thickness of the material film 205 on the third film 204.
  • step 102 is repeated, the first and second blocking layers 201 and 203 may be removed, and then re-formed in steps 104 and 106.
  • the method further includes optionally removing unwanted material film nuclei 205A from the first film 100 and the second film 102.
  • the etching process can include a dry etching process, a wet etching process, or a combination thereof.
  • the etching process may include an atomic layer etching (ALE) process.
  • the material film nuclei 205A may be removed using gas exposures of an etching gas, for example using Al(CH 3 ), BCl 3 , TiCl 4 , or SiCl 4 .
  • steps 102– 108 and 112 may be repeated at least once to increase a thickness of the material film 205 that is selectively formed on the third film 204.
  • the removal of the material film nuclei 205 in step 112 may also result in removal of the first and second blocking layers 201 and 203 from the substrate 2.
  • the first and second blocking layers 201 and 203 be removed by heating, for example.
  • the resulting substrate 2 is schematically shown in FIG. 2F.
  • the process flow diagram 3 includes, in 300, providing substrate 4 containing a metal film 400 having a first surface 400A, a metal- containing liner 402 surrounding the metal film 400 and having a second surface 402A, and a dielectric film 404 surrounding the metal-containing liner 402 and having a third surface 404A.
  • This film structure and other similar film structures are commonly found in integrated circuits where the metal-containing liner 402 acts as a diffusion barrier between the metal film 400 and the dielectric film 404.
  • the dielectric film 404 can, for example, contain SiO 2 , Al 2 O 3 , HfO 2 , TiO 2 , ZrO 2 , SiN, SiCN, SiCOH, or a combination thereof.
  • the dielectric film 404 is a low-k material (k ⁇ 4) that does not contain a metal element.
  • the metal- containing liner 402 can, for example, contain a metal compound such as a metal nitride (e.g., TiN or TaN) or a metal oxide (e.g., MnO 2 or Al 2 O 3 ), or graphene, or a second metal film (e.g., Co or Ru) that is different from the metal film 404.
  • the metal film 404 can, for example, contain a pure or a substantially pure metal that includes Cu, Al, Ta, Ti, W, Ru, Co, Ni, Pt, or Mo.
  • the surfaces 400A, 402A, and 404A are optionally cleaned, modified, or both cleaned and modified, in preparation for area selective deposition of a material film on the dielectric film 404.
  • the surface cleaning process may, for example, include exposing the substrate 4 to a liquid containing an acid (e.g., citric acid or acetic acid) or to a gas phase plasma (e.g., plasma-excited H 2 gas).
  • an acid e.g., citric acid or acetic acid
  • a gas phase plasma e.g., plasma-excited H 2 gas
  • the method includes forming a first blocking layer 401 on the metal film 400.
  • the first blocking layer 201 can physically prevent or reduce subsequent deposition of a material film on the metal film 400.
  • the first blocking layer 401 includes a SAM that is selectively formed on the metal film 400 relative to the metal-containing liner 402 and the dielectric film 404.
  • the first blocking layer 401 may be formed by exposing the substrate 4 to a reactant gas containing a thiol that is capable of selectively forming the SAM on the metal film 400.
  • thiols include 1-octadecylthiol (CH 3 (CH 2 ) 6 CH 2 SH), 1-dodecylthiol
  • the method further includes forming a second blocking layer 403 on the metal- containing liner 402.
  • the second blocking layer 403 is chemically different from the first blocking layer 401.
  • a reactant gas containing a phosphonate head group may be used to selectively form the blocking layer 403 containing a SAM on the surface 402A of the metal-containing liner 402.
  • Non-limiting examples of phosphonic acids include octadecyl phosphonic acid (C 18 H 39 O 3 P) and decyl phosphonic acid (C 10 H 23 O 3 P).
  • a non-limiting example of a carboxylic acid includes decanoic acid (C 10 H 20 O 2 ).
  • the second blocking layer 403 may be formed on metal- containing liner 402 before forming the first blocking layer 401 on the metal film 400.
  • the formation of the first blocking layer 401 and the second blocking layer 403 may overlap in time, for example by exposing the substrate 4 to a reactant gas containing two different SAM molecules.
  • the method further includes depositing a material film 405 on the substrate 4, where the material film 405 is preferentially deposited on the dielectric film 404 relative to the metal-containing liner 402 and the metal film 400, due to the blocking of the first blocking layer 401 on the metal film 400 and the second blocking layer 403 on the metal- containing liner 402.
  • the deposition of the material film 405 may not be completely selective to the dielectric film 404 due to incomplete blocking of the first and second blocking layers 401 and 403, and unwanted deposition of material film nuclei 405A on the metal film 400 and on the metal-containing liner 402 may occur.
  • the material film 405 can include SiO 2 , a metal oxide, or a metal nitride.
  • the metal oxide can, for example, include HfO 2 , ZrO 2 , or Al 2 O 3 .
  • the metal nitride can, for example, include HfN, ZrN, or AlN.
  • the metal oxide film may be deposited by ALD or PEALD using alternating exposures of a metal-containing precursor and an oxidizer (e.g., H 2 O, H 2 O 2 , or plasma-excited O 2 or O 3 ), and the metal nitride film may be deposited by ALD or PEALD using alternating exposures of a metal-containing precursor and an nitrogen-containing gas (e.g., NH 3 , N 2 H 4 , or plasma-excited N 2 ).
  • a metal-containing precursor and an oxidizer e.g., H 2 O, H 2 O 2 , or plasma-excited O 2 or O 3
  • an nitrogen-containing gas e.g., NH 3 , N 2 H 4 , or plasma-excited N 2
  • steps 402– 408 may be repeated at least once to increase a thickness of the material film 405 on the dielectric film 204.
  • the first and second blocking layers 401 and 403 may be removed, and then re-formed in steps 404 and 406.
  • the method further includes optionally removing unwanted material film nuclei 405A from the metal film 100 and the metal-containing liner 102. This is
  • the etching process can include a dry etching process, a wet etching process, or a combination thereof.
  • the etching process may include an ALE process.
  • the material film nuclei 405A may be removed using gas exposures of an etching gas, for example using Al(CH 3 ), BCl 3 , TiCl 4 , or SiCl 4 .
  • steps 402– 408 and 412 may be repeated at least once to increase a thickness of the material film 405 that is selectively formed on the dielectric film 404.
  • the removal of the material film nuclei 405 in step 412 may also result in removal of the first and second blocking layers 401 and 403 from the substrate 2.
  • the first and second blocking layers 401 and 403 be removed by heating, for example.
  • the resulting substrate 4 is schematically shown in FIG. 4F.
  • film structure in FIG. 4F can include a self-aligned via formed above the metal film 400 and the metal- containing liner 402 by the material film 405.

Landscapes

  • Chemical Vapour Deposition (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Electrodes Of Semiconductors (AREA)
PCT/US2020/042305 2019-07-18 2020-07-16 Method for mitigating laterial film growth in area selective deposition Ceased WO2021011761A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2022503017A JP7531981B2 (ja) 2019-07-18 2020-07-16 領域選択的堆積における横方向のフィルム成長を緩和するための方法
KR1020227001116A KR102780321B1 (ko) 2019-07-18 2020-07-16 영역 선택적 증착에서 측면 필름 성장의 완화 방법

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201962875882P 2019-07-18 2019-07-18
US62/875,882 2019-07-18

Publications (1)

Publication Number Publication Date
WO2021011761A1 true WO2021011761A1 (en) 2021-01-21

Family

ID=74209997

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2020/042305 Ceased WO2021011761A1 (en) 2019-07-18 2020-07-16 Method for mitigating laterial film growth in area selective deposition

Country Status (5)

Country Link
US (1) US11804376B2 (https=)
JP (1) JP7531981B2 (https=)
KR (1) KR102780321B1 (https=)
TW (1) TWI908733B (https=)
WO (1) WO2021011761A1 (https=)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023204453A1 (ko) * 2022-04-19 2023-10-26 인천대학교 산학협력단 영역-선택적 원자층 증착법을 이용한 박막의 선택적 증착방법 및 박막이 선택적으로 형성된 기판
JP2024523510A (ja) * 2021-07-06 2024-06-28 東京エレクトロン株式会社 自己組織化単分子層を使用する選択的な膜形成
KR102953225B1 (ko) 2021-07-06 2026-04-16 도쿄엘렉트론가부시키가이샤 자기조립 단분자층을 사용하는 선택적 막 형성

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021162871A1 (en) 2020-02-13 2021-08-19 Lam Research Corporation High aspect ratio etch with infinite selectivity
KR102866849B1 (ko) 2020-02-19 2025-10-01 램 리써치 코포레이션 그래핀 통합 (graphene integration)
JP2022137698A (ja) * 2021-03-09 2022-09-22 東京エレクトロン株式会社 成膜方法および成膜システム
US20240030062A1 (en) * 2021-04-16 2024-01-25 Lam Research Corporation Integration of fully aligned via through selective deposition and resistivity reduction
JP7583669B2 (ja) * 2021-04-30 2024-11-14 東京応化工業株式会社 表面処理方法、基板表面の領域選択的製膜方法及び表面処理剤
JP7833545B2 (ja) * 2021-11-26 2026-03-19 ソウルブレイン シーオー., エルティーディー. 高誘電率薄膜用マスキング剤、それを利用した選択領域蒸着方法、それから製造された半導体基板及び半導体素子
JP2023117045A (ja) * 2022-02-10 2023-08-23 東京エレクトロン株式会社 基板処理方法
JP7853009B2 (ja) * 2022-02-14 2026-04-28 東京エレクトロン株式会社 成膜方法及び成膜装置
JP2023142601A (ja) * 2022-03-25 2023-10-05 東京エレクトロン株式会社 成膜方法及び成膜装置
CN119096004A (zh) * 2022-04-19 2024-12-06 仁川大学校产学协力团 使用原子层沉积法的薄膜的区域选择性沉积方法以及选择性形成薄膜的基板
JP2025044774A (ja) * 2023-09-20 2025-04-02 東京エレクトロン株式会社 基板処理方法及び基板処理装置
US20250185329A1 (en) * 2023-12-04 2025-06-05 Taiwan Semiconductor Manufacturing Co., Ltd. Selective formation of etch stop layers and the structures thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070287277A1 (en) * 2006-06-09 2007-12-13 Lam Research Corporation Semiconductor system with surface modification
US20170148640A1 (en) * 2015-11-20 2017-05-25 Applied Materials, Inc. Self-aligned shielding of silicon oxide
US20180218914A1 (en) * 2017-01-31 2018-08-02 Applied Materials, Inc. Schemes for Selective Deposition for Patterning Applications
US20180233350A1 (en) * 2017-02-14 2018-08-16 Asm Ip Holding B.V. Selective passivation and selective deposition
US20190164749A1 (en) * 2017-11-20 2019-05-30 Tokyo Electron Limited Method of selective deposition for forming fully self-aligned vias

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6100195A (en) * 1998-12-28 2000-08-08 Chartered Semiconductor Manu. Ltd. Passivation of copper interconnect surfaces with a passivating metal layer
US6541863B1 (en) * 2000-01-05 2003-04-01 Advanced Micro Devices, Inc. Semiconductor device having a reduced signal processing time and a method of fabricating the same
AU2002952384A0 (en) * 2002-10-31 2002-11-14 Swinburne University Of Technology Structures
JP2008021814A (ja) * 2006-07-13 2008-01-31 Hitachi Ltd 電界効果トランジスタ、有機薄膜トランジスタおよび有機トランジスタの製造方法
JP2008171978A (ja) 2007-01-11 2008-07-24 Konica Minolta Holdings Inc 有機薄膜トランジスタ
TWI365551B (en) * 2007-12-14 2012-06-01 Ind Tech Res Inst Method of fabricating a electrical device
JP2009256796A (ja) 2008-03-27 2009-11-05 Horiba Ltd 単分子膜形成装置及び方法
CN102598333A (zh) 2009-10-26 2012-07-18 Imec公司 制造有机器件的方法
WO2014139793A1 (en) 2013-03-15 2014-09-18 Asml Netherlands B.V. Methods for providing lithography features on a substrate by self-assembly of block copolymers
US9076845B2 (en) * 2013-10-03 2015-07-07 Taiwan Semiconductor Manufacturing Co., Ltd. Method of forming a high density dielectric etch-stop layer
JP6263450B2 (ja) * 2014-07-24 2018-01-17 東京エレクトロン株式会社 有機単分子膜形成方法
CN107406977A (zh) 2015-02-26 2017-11-28 应用材料公司 使用自组装单层的选择性电介质沉积的方法
JP6792134B2 (ja) * 2015-10-27 2020-11-25 富士通株式会社 半導体装置及びその製造方法
WO2017151639A1 (en) * 2016-03-03 2017-09-08 Applied Materials, Inc. Improved self-assembled monolayer blocking with intermittent air-water exposure
US9716005B1 (en) * 2016-03-18 2017-07-25 Applied Materials, Inc. Plasma poisoning to enable selective deposition
JP2017222928A (ja) 2016-05-31 2017-12-21 東京エレクトロン株式会社 表面処理による選択的堆積
US10068764B2 (en) * 2016-09-13 2018-09-04 Tokyo Electron Limited Selective metal oxide deposition using a self-assembled monolayer surface pretreatment
US11430656B2 (en) * 2016-11-29 2022-08-30 Asm Ip Holding B.V. Deposition of oxide thin films
KR102363262B1 (ko) * 2017-03-23 2022-02-16 삼성디스플레이 주식회사 유기 발광 표시 장치의 제조 방법
TWI850084B (zh) * 2017-06-14 2024-07-21 美商應用材料股份有限公司 用於達成無缺陷自組裝單層的晶圓處理設備
JP7279024B2 (ja) 2017-09-12 2023-05-22 アプライド マテリアルズ インコーポレイテッド 化学エッチングによる選択的堆積の欠陥除去

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070287277A1 (en) * 2006-06-09 2007-12-13 Lam Research Corporation Semiconductor system with surface modification
US20170148640A1 (en) * 2015-11-20 2017-05-25 Applied Materials, Inc. Self-aligned shielding of silicon oxide
US20180218914A1 (en) * 2017-01-31 2018-08-02 Applied Materials, Inc. Schemes for Selective Deposition for Patterning Applications
US20180233350A1 (en) * 2017-02-14 2018-08-16 Asm Ip Holding B.V. Selective passivation and selective deposition
US20190164749A1 (en) * 2017-11-20 2019-05-30 Tokyo Electron Limited Method of selective deposition for forming fully self-aligned vias

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2024523510A (ja) * 2021-07-06 2024-06-28 東京エレクトロン株式会社 自己組織化単分子層を使用する選択的な膜形成
KR102953225B1 (ko) 2021-07-06 2026-04-16 도쿄엘렉트론가부시키가이샤 자기조립 단분자층을 사용하는 선택적 막 형성
WO2023204453A1 (ko) * 2022-04-19 2023-10-26 인천대학교 산학협력단 영역-선택적 원자층 증착법을 이용한 박막의 선택적 증착방법 및 박막이 선택적으로 형성된 기판
JP2025513383A (ja) * 2022-04-19 2025-04-24 インチョン ナショナル ユニバーシティ リサーチ アンド ビジネス ファウンデーション 領域-選択的原子層蒸着法を利用した薄膜の選択的蒸着方法および薄膜が選択的に形成された基板
JP7793870B2 (ja) 2022-04-19 2026-01-06 インチョン ナショナル ユニバーシティー リサーチ アンド ビジネス ファウンデイション 領域-選択的原子層蒸着法を利用した薄膜の選択的蒸着方法および薄膜が選択的に形成された基板

Also Published As

Publication number Publication date
TWI908733B (zh) 2025-12-21
JP7531981B2 (ja) 2024-08-13
JP2022541535A (ja) 2022-09-26
US11804376B2 (en) 2023-10-31
US20210020444A1 (en) 2021-01-21
KR102780321B1 (ko) 2025-03-11
TW202113119A (zh) 2021-04-01
KR20220034785A (ko) 2022-03-18

Similar Documents

Publication Publication Date Title
US11804376B2 (en) Method for mitigating lateral film growth in area selective deposition
US10068764B2 (en) Selective metal oxide deposition using a self-assembled monolayer surface pretreatment
US20210398846A1 (en) Method for area selective deposition using a surface cleaning process
US20200328078A1 (en) Integrated in-situ dry surface preparation and area selective film deposition
US11658066B2 (en) Method for reducing lateral film formation in area selective deposition
JP2021528859A (ja) ナノワイヤデバイスを形成する方法
US12494362B2 (en) Atomic layer deposition of aluminum oxide films for semiconductor devices using an aluminum alkoxide oxidizer
KR102742954B1 (ko) 접촉이 향상된 캡 층 형성용 영역 선택적 증착
WO2022098517A1 (en) Method for filling recessed features in semiconductor devices with a low-resistivity metal
CN102148228A (zh) 半导体器件以及半导体器件的制造方法
US12568803B2 (en) Methods of forming interconnect structures
CN118824944A (zh) 形成互连结构的方法
JP7781360B2 (ja) 半導体デバイス内の凹状特徴部を低抵抗率金属で充填する方法
US12610758B2 (en) Dielectric on dielectric selective deposition using aniline passivation
KR102953225B1 (ko) 자기조립 단분자층을 사용하는 선택적 막 형성
WO2025147336A1 (en) A method for selective deposition on dielectric materials
KR20260016408A (ko) Tmd의 선택적 성장을 위한 방법 및 선택 성장된 tmd를 갖는 기판
KR20190081455A (ko) 코발트 함유 박막의 제조방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20840085

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2022503017

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20840085

Country of ref document: EP

Kind code of ref document: A1