WO2021005683A1 - 回路パターン作成システム、および回路パターン作成方法 - Google Patents

回路パターン作成システム、および回路パターン作成方法 Download PDF

Info

Publication number
WO2021005683A1
WO2021005683A1 PCT/JP2019/026997 JP2019026997W WO2021005683A1 WO 2021005683 A1 WO2021005683 A1 WO 2021005683A1 JP 2019026997 W JP2019026997 W JP 2019026997W WO 2021005683 A1 WO2021005683 A1 WO 2021005683A1
Authority
WO
WIPO (PCT)
Prior art keywords
wiring
circuit pattern
design information
wirings
dimension
Prior art date
Application number
PCT/JP2019/026997
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
亮二郎 富永
Original Assignee
株式会社Ｆｕｊｉ
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社Ｆｕｊｉ filed Critical 株式会社Ｆｕｊｉ
Priority to JP2021530376A priority Critical patent/JP7455833B2/ja
Priority to PCT/JP2019/026997 priority patent/WO2021005683A1/ja
Publication of WO2021005683A1 publication Critical patent/WO2021005683A1/ja

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns

Definitions

  • This specification relates to a system and a method of creating a circuit pattern of an electronic circuit using a drawing device.
  • Patent Document 1 discloses a method for manufacturing a wiring board in which at least one layer of a conductive pattern (circuit pattern) and an insulating pattern is formed on an insulating base material along a wiring pattern. In this manufacturing method, at least one of the insulating base material and the insulating pattern is in a semi-cured state, a conductive pattern is formed on the upper portion thereof, and at least one of them is completely cured by heat treatment, and the conductive pattern is fired.
  • Patent Document 1 further discloses an embodiment in which a conductive pattern and an insulating pattern are formed by an inkjet method. According to this, it is said that the adhesive force between the insulating layer (insulating base material, insulating pattern) and the conductive pattern can be improved.
  • Patent Document 1 when a circuit pattern composed of a plurality of wirings is created by using an inkjet drawing device, it is possible to overdraw a plurality of times, and there is a degree of freedom in the thickness dimension of the wiring.
  • the thickness dimension of the wiring is not set appropriately, for example, the resistance value per unit length of the plurality of wirings may become non-uniform and the characteristics of the electronic circuit may deteriorate. Further, for example, when there is a difference in the magnitude of the current flowing through the plurality of wirings, an appropriate cross-sectional area of each wiring cannot be obtained.
  • the present specification provides a circuit pattern creation system and a circuit pattern creation method that optimize by individually setting the thickness dimension of each wiring when creating a circuit pattern using a drawing apparatus. It is an issue to be solved.
  • the present specification is a system for creating a circuit pattern composed of a plurality of the wirings by using a drawing device for drawing a plurality of wirings on an insulating material using conductive ink, and provides design information regarding the circuit patterns. Individually based on the design information acquisition unit to be acquired, the cross-sectional area of the wiring included in the design information or the cross-sectional area of the wiring obtained from the design information, and the width dimension of the wiring included in the design information. A wiring thickness setting unit that individually sets the thickness dimension of the wiring, and a drawing control unit that controls the drawing operation of the drawing device so as to satisfy the thickness dimension individually set for each wiring.
  • the circuit pattern creation system provided is disclosed.
  • the present specification is a method of creating a circuit pattern composed of a plurality of the wirings by using a drawing device for drawing a plurality of wirings on an insulating material using conductive ink, and is a design relating to the circuit pattern.
  • a design information acquisition process for acquiring information, the cross-sectional area of the wiring included in the design information or the cross-sectional area of the wiring obtained from the design information, and the width dimension of the wiring included in the design information.
  • Disclose a method for creating a circuit pattern including.
  • the thickness dimension of each wiring can be individually set based on the cross-sectional area and the width dimension of the wiring, and the drawing operation of the drawing device can be set individually. It is possible to realize the thickness dimension individually set by the degree of freedom of. Therefore, unlike the conventional technique in which the thickness dimension of each wiring is uniformly formed by combining metal plating and etching treatment, the thickness dimension of each wiring can be individually optimized.
  • FIG. 5 is a plan view illustrating a method of creating wiring extending in parallel and wiring extending in an oblique direction in a second embodiment using an inkjet drawing device.
  • the substrate product 9 is configured by mounting the component 99 on the substrate 91.
  • the substrate 91 is composed of an insulating material 92, a circuit pattern 93, an insulating layer 94, and a land 95.
  • the insulating material 92 is a plate-shaped member formed by using the insulating material.
  • As the insulating material 92 a ready-made plate material formed of a glass epoxy resin or the like may be used, or a liquid insulating material drawn by a drawing apparatus 3 described later may be solidified and formed.
  • the circuit pattern 93 is an aggregate of a plurality of wirings 8 arranged on the surface of the insulating material 92. Each wire 8 is generally formed using a conductive material such as silver or copper.
  • the insulating layer 94 is formed so as to cover the circuit pattern 93 by using an insulating material.
  • the insulating material forming the insulating layer 94 may be the same as or different from the insulating material forming the insulating material 92.
  • the connection portion to which the component 99 is connected is maintained in an exposed state without the insulating layer 94 being formed.
  • the lands 95 are formed at the exposed connection points of the circuit pattern 93 using a conductive material. As a result, the substrate 91 is manufactured.
  • the mounting work of the plurality of components 99 on the substrate 91 is generally carried out by a component mounting line composed of a solder printing machine, a component mounting machine, and the like.
  • FIG. 1 shows a single-sided mounting board in which the component 99 is mounted on one side of the board 91.
  • a double-sided mounting board in which the component 99 is mounted on both sides of the board 91 and a multi-layer circuit pattern 93.
  • the circuit pattern creation system 1 is composed of a transfer device 2, a drawing device 3, an XY drive device 4, and a control device 5.
  • the circuit pattern creation system 1 not only creates the circuit pattern 93 but also manufactures the substrate 91.
  • the transport device 2 carries the insulating material 92 from outside the system onto the base shown in the drawing. Further, the transport device 2 carries the manufactured substrate 91 out of the system.
  • a conveyor device having a rotating conveyor belt can be exemplified.
  • the drawing device 3 has a plurality of types of drawing heads (illustrated) and performs a drawing operation toward the insulating material 92. Further, the drawing device 3 has a plurality of drawing heads of each type, so that the drawing speed is improved.
  • the first-class drawing head ejects or ejects conductive ink to draw the circuit pattern 93. Conductive ink is produced, for example, by mixing fine metal particles such as silver in a solvent. When the solvent evaporates and dries, a circuit pattern 93 in which metal fine particles are connected is created.
  • the second type drawing head draws the insulating layer 94 by injecting or discharging a liquid insulating material. By solidifying the insulating material, the shape and insulating properties of the insulating layer 94 are stabilized.
  • the second type drawing head can also be formed by drawing the insulating material 92.
  • the third type drawing head ejects or ejects a liquid or paste-like conductive material to draw the land 95. This conductive material may be the same as or different from the conductive ink used by the first-class drawing head. The solidification of the conductive material stabilizes the shape and conductive properties of the land 95.
  • an inkjet drawing device that ejects liquid ink
  • a dispenser drawing device that ejects ink having a relatively high viscosity, or the like
  • an inkjet drawing device and a dispenser drawing device can be used together.
  • a composite type drawing device that combines an inkjet method and a dispenser method can also be used.
  • the drawing apparatus 3 may have a hot air supply unit that promotes the drying of the ink and a heating unit that promotes the solidification of the insulating material.
  • the XY drive device 4 drives the drawing head of the drawing device 3 relative to the insulating material 92 in the two-dimensional direction (XY direction).
  • “relative” is meant that the XY drive 4 may drive the drawing head, or the XY drive 4 may drive the insulating material 92.
  • the operation of the XY drive device 4 makes it possible to create a circuit pattern 93 having an arbitrary shape.
  • the control device 5 controls the transfer device 2, the drawing device 3, and the XY drive device 4. In other words, the control device 5 controls the production of the substrate 91 by controlling the execution of the circuit pattern creating step, the insulating layer forming step, and the land forming step.
  • the control device 5 includes three control function units related to the circuit pattern creation process, that is, a design information acquisition unit 51, a wiring thickness setting unit 52, and a drawing control unit 53. The three control functions are realized by software.
  • the design information acquisition unit 51 acquires design information regarding the circuit pattern 93 from outside the system.
  • the design information is acquired from, for example, the CAD device that designed the substrate 91.
  • the design information is passed in the form of electronic data from the client who requested the manufacture of the substrate 91.
  • the design information includes information on the cross-sectional area S of the wiring 8 and information on the width dimension W.
  • the wiring thickness setting unit 52 individually sets the thickness dimension T of each wiring 8 based on the cross-sectional area S and the width dimension W of the wiring 8 included in the design information. If the information on the cross-sectional area S of the wiring 8 is not included in the design information, the wiring thickness setting unit 52 obtains the cross-sectional area S of the wiring 8 based on other information included in the design information. For example, the wiring thickness setting unit 52 can obtain an appropriate cross-sectional area S in which the wiring 8 does not overheat, based on the magnitude of the current flowing through the wiring 8. The wiring thickness setting unit 52 may obtain an appropriate cross-sectional area S based on the failure current flowing at the time of failure instead of the load current flowing at the time of normal operation.
  • the drawing control unit 53 controls the drawing operation of the drawing device 3 so as to satisfy the thickness dimension T individually set for each wiring 8. Specifically, the drawing control unit 53 individually sets the number of overlays N of the drawing operation for each wiring 8 based on the unit thickness dimension TU of the wiring 8 obtained by one drawing operation of the drawing device 3. To do.
  • the drawing control unit 53 draws the entire drawing pattern PtA and the number of overlays N relative to each other based on the overlay count N of the drawing operation individually set for each wiring 8.
  • a partial drawing pattern PtB for drawing a part of the wiring 8 is created.
  • the drawing control unit 53 causes the drawing device 3 to perform drawing operations for the entire drawing pattern PtA and the partial drawing pattern PtB.
  • the detailed control functions of the wiring thickness setting unit 52 and the drawing control unit 53 will be described later with reference to a specific example of the circuit pattern 93.
  • a specific example of the circuit pattern 93 includes a first wiring 81, a second wiring 82, and a third wiring 83 when the component 99 is a switching element.
  • the first wiring 81 and the second wiring 82 form a main circuit, and a large main current flows through them.
  • the third wiring 83 constitutes a control circuit, and a small control current flows.
  • the design information acquisition unit 51 has information on the cross-sectional area S1 and the width dimension W1 common to the first wiring 81 and the second wiring 82, and the cross-sectional area S3 and the width of the third wiring 83. Acquire the information of the dimension W3. If the information on the cross-sectional area S1 and the cross-sectional area S3 is not included in the design information, the wiring thickness setting unit 52 obtains the cross-sectional area S1 and the cross-sectional area S3 based on other information included in the design information.
  • the cross-sectional area S1 is larger than the cross-sectional area S3, and the width dimension W1 is larger than the width dimension W3.
  • the drawing control unit 53 uses the following equations 3 and 4 including the unit thickness dimension TU to display the overlay count N1 of the first wiring 81 and the second wiring 82, and the first The number of overlays N3 of the three wirings 83 is individually set.
  • the number of overlays N1 and the number of overlays N3 are rounded up integer values.
  • N1 T1 / TU ............ Equation 3
  • N3 T3 / TU ............ Equation 4
  • the magnitude relationship between the number of overlays N1 and the number of overlays N3 is not determined only by the magnitude relationship between the main current and the control current, but is determined in relation to a plurality of design information.
  • the number of overlays N1 is 20 and the number of overlays N3 is 15. That is, the number of overlays N1 of the first wiring 81 and the second wiring 82 is relatively large, and the number of overlays N3 of the third wiring 83 is relatively small.
  • the drawing control unit 53 creates an overall drawing pattern PtA (shown in FIG. 5) for drawing the first wiring 81, the second wiring 82, and the third wiring 83.
  • the drawing control unit 53 creates a partial drawing pattern PtB (shown in FIG. 6) for drawing the first wiring 81 and the second wiring 82 having a relatively large number of overlays N1.
  • the drawing control unit 53 causes the drawing device 3 to perform the drawing operation of the entire drawing pattern PtA only 15 times. As a result, the third wiring 83 reaches a predetermined thickness dimension T3 and is finished. On the other hand, the thickness of the first wiring 81 and the second wiring 82 is still insufficient.
  • the drawing control unit 53 causes the drawing device 3 to perform the drawing operation of the partial drawing pattern PtB only five times. As a result, the first wiring 81 and the second wiring 82 are overlaid 20 times in total, and reach a predetermined thickness dimension T1 to be finished. If it takes time to dry the conductive ink, the drying time is appropriately set during the repetition of the drawing operation.
  • the above-mentioned overlay number calculation process P3, drawing pattern creation process P4, and drawing execution process P5 can be collectively regarded as a drawing control process.
  • the design information acquisition step P1, the wiring thickness setting step P2, and the drawing control step complete the creation of the circuit pattern 93.
  • the thickness dimension T1 of the first wiring 81 and the second wiring 82 becomes an appropriate value corresponding to the cross-sectional area S1 and the width dimension W1.
  • the thickness dimension T3 of the third wiring 83 is an appropriate value corresponding to the cross-sectional area S3 and the width dimension W3.
  • the thickness dimension T of each wiring 8 can be individually set based on the cross-sectional area S and the width dimension W of the wiring 8, and the drawing device 3 can draw. It is possible to realize the thickness dimension T individually set according to the degree of freedom of operation. Therefore, unlike the conventional technique in which the thickness dimension T of each wiring 8 is uniformly formed by combining metal plating and etching treatment, the thickness dimension T of each wiring 8 can be individually optimized.
  • the drawing device 3 that draws the circuit pattern 93 is limited to an inkjet drawing device that performs a drawing operation in units of pixels PX arranged in a two-dimensional grid pattern.
  • a large number of pixel PXs are shown as small squares, respectively.
  • the drawing device 3 cannot accurately draw each pixel PX in a square shape, but due to the comprehensive action of the conductive ink, such as wet spread, bleeding, and overwriting, a substantially linear wiring 8 is provided. Can be drawn.
  • the second embodiment there are a wiring 8 extending in parallel with the pixel PX and a wiring 8 extending diagonally with respect to the arrangement of the pixel PX.
  • the size of one side of the pixel PX is 100 ⁇ m and that there is a wiring 8 extending in an oblique 45 ° direction.
  • the unit thickness dimension TU of the wiring 8 obtained by one drawing operation of the drawing device 3 is 0.5 ⁇ m.
  • the common width dimension WC is twice the size of one side of the pixel PX. Therefore, the fourth wiring 84 and the fifth wiring 85 are drawn with a wiring width in which two pixel PXs are arranged side by side. Further, with respect to the fourth wiring 84 and the fifth wiring 85, the wiring thickness setting unit 52 and the drawing control unit 53 operate in the same manner as in the first embodiment.
  • the sixth wiring 86 and the seventh wiring 87 shown in FIG. 7 are candidates as the wiring 8 extending in the diagonal 45 ° direction with respect to the arrangement of the pixels PX.
  • the actual width dimension that can be drawn is not an integral multiple of the size of one side of the pixel PX due to the limitation of the configuration of the drawing device 3 (invertical drawing device). Therefore, the actual width dimension W6 of the sixth wiring 86 and the actual width dimension W7 of the seventh wiring 87 cannot be matched with the design information (200 ⁇ m).
  • the actual width dimension W6 of the sixth wiring 86 is 141 ⁇ m, which corresponds to the diagonal dimension of the pixel PX. Further, the actual width dimension W7 of the seventh wiring 87 fluctuates along the diagonal direction, and numerically fluctuates from the diagonal dimension of the pixel PX (141 ⁇ m) to twice the diagonal dimension of the pixel PX (282 ⁇ m). The average value of the actual width dimension W7 of the seventh wiring 87 is 212 ⁇ m.
  • the wiring thickness setting unit 52 adopts the seventh wiring 87 on the side that approximates the design information (200 ⁇ m), and discards the sixth wiring 86. Further, the wiring thickness setting unit 52 sets the thickness dimension T7 of the seventh wiring 87 by using the average value of the actual width dimension W7 of the seventh wiring 87.
  • the drawing control unit 53 operates in the same manner as in the first embodiment. That is, the drawing control unit 53 creates an overall drawing pattern for drawing the fourth wiring 84, the fifth wiring 85, and the seventh wiring 87, and a partial drawing pattern for drawing the fourth wiring 84 and the fifth wiring 85. ..
  • the drawing control unit 53 causes the drawing device 3 to perform the drawing operation of the entire drawing pattern only 19 times, and subsequently performs the drawing operation of the partial drawing pattern only once.
  • an appropriate cross-sectional area SC 2000 ⁇ m 2 ) is ensured for all the wirings 8 (fourth wiring 84, fifth wiring 85, and seventh wiring 87).
  • the actual width dimension W7 of the seventh wiring 87 extending in the oblique direction cannot be matched with the design information due to the restriction of the configuration of the drawing device 3. Nevertheless, the number of overlays N7 of the seventh wiring 87 can be individually set to ensure an appropriate cross-sectional area SC for all the wirings 8. As a result, the resistance value per unit length of all the wirings 8 can be made uniform, and the deterioration of the characteristics of the electronic circuit can be prevented. This effect becomes remarkable in the circuit pattern 93 in which the width dimension W of the wiring 8 is miniaturized to about several pixels PX or less.
  • the drawing control unit 53 individually sets the number of overlays N of the drawing operation on the premise that the unit thickness dimension TU due to the drawing operation of the drawing device 3 is constant. There is another method. That is, the drawing control unit 53 sets the number of times N of the drawing device 3 to be overlaid with respect to the wiring 8 in common, changes the injection amount of the conductive ink of the drawing head for each wiring 8, and sets the unit thickness dimension TU. It may be adjusted individually. Further, the circuit pattern creation system 1 can also be applied to a double-sided mounting board or a multi-layer board.
  • the size of one side of the pixel PX described in the second embodiment and the value of the unit thickness dimension TU of the wiring 8 obtained by one drawing operation are examples, and actually affect the performance of the drawing device 3. It is natural to be based.
  • the wiring thickness setting unit 52 sets the thickness dimension T7 of the seventh wiring 87 by using the minimum value (141 ⁇ m) of the actual width dimension W7 of the seventh wiring 87. According to this, an appropriate cross-sectional area SC (2000 ⁇ m 2 ) can be secured in the bottleneck, and there is no risk of local overheating.
  • the second embodiment can be applied to the wiring 8 extending in an oblique direction other than 45 °.
  • the first and second embodiments can be applied and modified in various ways.
  • Circuit pattern creation system 2 Conveyor device 3: Drawing device 4: XY drive device 5: Control device 51: Design information acquisition unit 52: Wiring thickness setting unit 53: Drawing control unit 8: Wiring 81-87: First wiring -Seventh wiring 91: Board 92: Insulator 93: Circuit pattern 99: Parts W1, W3: Width dimensions W6, W7: Actual width dimensions PtA: Overall drawing pattern PtB: Partial drawing pattern PX: Pixel

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Wiring (AREA)
PCT/JP2019/026997 2019-07-08 2019-07-08 回路パターン作成システム、および回路パターン作成方法 WO2021005683A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2021530376A JP7455833B2 (ja) 2019-07-08 2019-07-08 回路パターン作成システム、および回路パターン作成方法
PCT/JP2019/026997 WO2021005683A1 (ja) 2019-07-08 2019-07-08 回路パターン作成システム、および回路パターン作成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2019/026997 WO2021005683A1 (ja) 2019-07-08 2019-07-08 回路パターン作成システム、および回路パターン作成方法

Publications (1)

Publication Number Publication Date
WO2021005683A1 true WO2021005683A1 (ja) 2021-01-14

Family

ID=74114979

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2019/026997 WO2021005683A1 (ja) 2019-07-08 2019-07-08 回路パターン作成システム、および回路パターン作成方法

Country Status (2)

Country Link
JP (1) JP7455833B2 (enrdf_load_stackoverflow)
WO (1) WO2021005683A1 (enrdf_load_stackoverflow)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07221411A (ja) * 1994-02-08 1995-08-18 Toyota Autom Loom Works Ltd プリント配線基板及びその製造方法
JPH0846304A (ja) * 1995-07-03 1996-02-16 Rohm Co Ltd 印刷配線基板
JPH09307201A (ja) * 1996-05-10 1997-11-28 Hitachi Aic Inc プリント配線板
JPH1056242A (ja) * 1997-06-09 1998-02-24 Nitto Denko Corp フレキシブルプリント回路板
JP2001007456A (ja) * 1999-06-17 2001-01-12 Toshiba Corp 配線回路基板
JP2007201346A (ja) * 2006-01-30 2007-08-09 Mitsuboshi Belting Ltd セラミックス回路基板及びその製造方法
JP2014067847A (ja) * 2012-09-26 2014-04-17 Fujifilm Corp パターン形成方法、電子配線基板、光学デバイスおよびパターン形成装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10242600A (ja) * 1997-02-28 1998-09-11 Nec Home Electron Ltd 高周波回路用プリント基板
GB2483702A (en) * 2010-09-17 2012-03-21 Ge Aviat Systems Ltd Method for the manufacture of a Silicon Carbide, Silicon Oxide interface having reduced interfacial carbon gettering

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07221411A (ja) * 1994-02-08 1995-08-18 Toyota Autom Loom Works Ltd プリント配線基板及びその製造方法
JPH0846304A (ja) * 1995-07-03 1996-02-16 Rohm Co Ltd 印刷配線基板
JPH09307201A (ja) * 1996-05-10 1997-11-28 Hitachi Aic Inc プリント配線板
JPH1056242A (ja) * 1997-06-09 1998-02-24 Nitto Denko Corp フレキシブルプリント回路板
JP2001007456A (ja) * 1999-06-17 2001-01-12 Toshiba Corp 配線回路基板
JP2007201346A (ja) * 2006-01-30 2007-08-09 Mitsuboshi Belting Ltd セラミックス回路基板及びその製造方法
JP2014067847A (ja) * 2012-09-26 2014-04-17 Fujifilm Corp パターン形成方法、電子配線基板、光学デバイスおよびパターン形成装置

Also Published As

Publication number Publication date
JPWO2021005683A1 (enrdf_load_stackoverflow) 2021-01-14
JP7455833B2 (ja) 2024-03-26

Similar Documents

Publication Publication Date Title
JP5549769B1 (ja) モジュール部品の製造方法
CN109548301B (zh) 一种基于fr-4基板的电子电路3d打印方法
WO2008047918A1 (fr) Structure de paquet de dispositifs électroniques et procédé de fabrication correspondant
JPWO2012049822A1 (ja) ハイブリッド基板およびその製造方法ならびに半導体集積回路パッケージ
CN101120623B (zh) 多层电路基板的制造方法和多层电路基板
US20150224711A1 (en) Electronic device manufacturing device and manufacturing method thereof
CN104349606B (zh) 焊膏印刷装置和焊膏印刷方法
CN104781925B (zh) 安装于衬底上的离散装置
WO2021005683A1 (ja) 回路パターン作成システム、および回路パターン作成方法
CN101466205A (zh) 电路板及电路板的制作方法
JP2006526897A (ja) ポリマー厚膜抵抗体、設計セル、及びその製造方法
JP4630542B2 (ja) 配線形成方法
US20150289381A1 (en) Method for producing a three-dimensional circuit configuration and circuit configuration
TWI463927B (zh) 透明印刷電路板
CN116968461A (zh) 一种喷墨打印方法及pcb板的制备方法
TWI573502B (zh) 基板結構及其製作方法
US20170236777A1 (en) Method for manufacturing a circuit carrier and circuit carrier for electronic components
CN104427788A (zh) 电源控制器用多层功率印制电路板的过孔设置方法及结构
CN108346640A (zh) 半导体结构及其制作方法
CN101657074B (zh) 电路板及电路板的制作方法
TWI333819B (en) Printing template of legend and method of manufacturing printed circuit board using the same
JP7632820B2 (ja) パワー半導体用基板の製造方法および耐熱ガラス基板
CN110557896A (zh) 一种电路板全喷墨制造方法
EP4395476A1 (en) Resistor-buried circuit board and processing method
DE102016219557B4 (de) Verfahren zum Drucken von Verbindungsmaterialien auf Kontaktflächen auf einem Schaltungsträger

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19936866

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2021530376

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19936866

Country of ref document: EP

Kind code of ref document: A1