WO2020164434A1 - Circuit de conversion de niveau bidirectionnel et puce de conversion de niveau bidirectionnel - Google Patents

Circuit de conversion de niveau bidirectionnel et puce de conversion de niveau bidirectionnel Download PDF

Info

Publication number
WO2020164434A1
WO2020164434A1 PCT/CN2020/074417 CN2020074417W WO2020164434A1 WO 2020164434 A1 WO2020164434 A1 WO 2020164434A1 CN 2020074417 W CN2020074417 W CN 2020074417W WO 2020164434 A1 WO2020164434 A1 WO 2020164434A1
Authority
WO
WIPO (PCT)
Prior art keywords
electrically connected
transistor
terminal
level
pull
Prior art date
Application number
PCT/CN2020/074417
Other languages
English (en)
Chinese (zh)
Inventor
董渊
王云松
黄建刚
程剑涛
孙洪军
Original Assignee
上海艾为电子技术股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 上海艾为电子技术股份有限公司 filed Critical 上海艾为电子技术股份有限公司
Publication of WO2020164434A1 publication Critical patent/WO2020164434A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/017509—Interface arrangements
    • H03K19/017518—Interface arrangements using a combination of bipolar and field effect transistors [BIFET]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/01759—Coupling arrangements; Interface arrangements with a bidirectional operation

Definitions

  • the invention relates to the technical field of semiconductor integrated circuits, and more specifically to a bidirectional level conversion circuit and a bidirectional level conversion chip.
  • Level conversion chips are one of the common chip types in integrated circuits, which are widely used in systems such as data transmission, logic control, and digital-to-analog conversion.
  • the function of the level conversion chip is to transfer the logic level signal under the lower voltage domain at one end to the higher voltage domain at the other end, or to transfer the logic level signal under the higher voltage domain at one end to the higher voltage domain at the other end. In the low-voltage domain, and minimize the transmission delay during the transmission process, while maintaining the integrity of the signal.
  • the present invention provides a bidirectional detection control circuit and a bidirectional level conversion chip to reduce the number of modules and design complexity, and reduce chip area and cost.
  • a bidirectional level conversion circuit includes a signal transmission tube, a first pull-up tube, a second pull-up tube, and a pull-up control module;
  • the first end of the first pull-up tube is electrically connected with a first voltage terminal
  • the second end of the first pull-up tube is electrically connected with the first end of the signal transmission tube
  • the second pull-up tube The first end of the second end is electrically connected to the second voltage end
  • the second end of the second pull-up tube is electrically connected to the second end of the signal transmission tube;
  • the first signal input end of the pull-up control module is electrically connected to the first end of the signal transmission tube, and the second signal input end of the pull-up control module is electrically connected to the second end of the signal transmission tube,
  • the output end of the pull-up control module is electrically connected to the grids of the first pull-up tube and the second pull-up tube;
  • the pull-up control module is used for outputting a first level pulse when any one of the first end and the second end of the signal transmission tube is inverted from the first level to the second level to control the first upper end
  • the pull tube and the second upper pull tube are connected to pull the other end of the first end and the second end from the first level to the second level.
  • the pull-up control module includes a first signal input terminal, a second signal input terminal, a port detection module, a bidirectional detection trigger module, and a single pulse generation module;
  • the port detection module is electrically connected to the first signal input terminal and the second signal input terminal, and is configured to output when the first signal input terminal and the second signal input terminal are both at the second level A first level, output a second level when at least one of the first signal input terminal and the second signal input terminal is at the first level;
  • the two-way detection trigger module is electrically connected to the first signal input terminal and the second signal input terminal, and is used for when both the first signal input terminal and the second signal input terminal are at the first level, Output a second level, and output the first level when at least one of the first signal input terminal and the second signal input terminal is at the second level;
  • the single pulse generation module is electrically connected to the port detection module and the bidirectional detection trigger module, and is configured to output a second level at the port detection module, and the output of the bidirectional detection trigger module is converted from the second level When it is the first level, the first level pulse is output, and the second level is output in other periods.
  • the port detection module includes a NAND gate and a first inverter to a fourth inverter;
  • the input terminal of the first inverter is electrically connected to the first signal input terminal
  • the input terminal of the second inverter is electrically connected to the output terminal of the first inverter
  • the second inverter is electrically connected to the output terminal of the first inverter.
  • the output terminal of the phase converter is electrically connected with an input terminal of the NAND gate;
  • the input terminal of the third inverter is electrically connected to the second signal input terminal
  • the input terminal of the fourth inverter is electrically connected to the output terminal of the third inverter
  • the fourth inverter is electrically connected to the output terminal of the third inverter.
  • the output terminal of the phase converter is electrically connected to the other input terminal of the NAND gate;
  • the output terminal of the NAND gate is electrically connected with the output terminal of the port detection module.
  • the bidirectional detection trigger module includes an OR gate, a first transistor to a fifth transistor, a fifth inverter, and a sixth inverter;
  • One input terminal of the OR gate is electrically connected to the first signal input terminal, the other input terminal of the OR gate is electrically connected to the second signal input terminal, and the output terminal of the OR gate is electrically connected to the first signal input terminal.
  • the gate of a transistor is electrically connected;
  • the first terminal of the first transistor is electrically connected to the second terminal of the second transistor, the first terminal of the second transistor is electrically connected to the power terminal, and the second terminal of the first transistor is electrically connected to the third transistor.
  • the second terminal of the third transistor is electrically connected to the first signal input terminal, and the first terminal of the third transistor is electrically connected to the ground terminal;
  • the second end of the first transistor is electrically connected to the second end of the fourth transistor, and the second end of the fourth transistor is electrically connected to the gate of the fourth transistor through a fifth inverter.
  • the gate of the four transistors is electrically connected to the gate of the second transistor through a sixth inverter;
  • the gate of the fifth transistor is electrically connected to the second signal input terminal, the first terminal of the fifth transistor is electrically connected to the ground terminal, and the second terminal of the fifth transistor is electrically connected to the fourth transistor.
  • the second end is electrically connected;
  • the second terminal of the fourth transistor is electrically connected to the output terminal of the bidirectional detection trigger module.
  • the first transistor, the second transistor, and the fourth transistor are PMOS transistors
  • the third transistor and the fifth transistor are NMOS transistors.
  • the single pulse generating module includes a sixth transistor to an eighth transistor, a first resistor, a second resistor, a seventh inverter, an eighth inverter, a ninth inverter, and a NOR gate;
  • the first terminal of the sixth transistor is electrically connected to the power terminal, the gate of the sixth transistor is electrically connected to the output terminal of the bidirectional detection trigger module, and the second terminal of the sixth transistor is electrically connected to the first terminal.
  • One end of the resistor is electrically connected, the other end of the first resistor is electrically connected to one end of the second resistor, the other end of the second resistor is electrically connected to the first end of the seventh transistor, and the seventh
  • the second terminal of the transistor is electrically connected to the ground terminal, and the gate of the seventh transistor is electrically connected to the output terminal of the bidirectional detection trigger module;
  • the gate of the eighth transistor is electrically connected to the output end of the port detection module, the first end of the eighth transistor is electrically connected to one end of the first resistor, and the second end of the eighth transistor is electrically connected to The other end of the first resistor is electrically connected;
  • the input end of the seventh inverter is electrically connected to the other end of the second resistor, the output end of the seventh inverter is electrically connected to the input end of the eighth inverter, and the eighth The output terminal of the inverter is electrically connected with one input terminal of the NOR gate, the output terminal of the bidirectional detection trigger module is electrically connected with the other input terminal of the NOR gate, and the output terminal of the NOR gate It is electrically connected to the input terminal of the ninth inverter, and the output terminal of the ninth inverter is electrically connected to the output terminal of the single pulse generation module.
  • the sixth transistor and the eighth transistor are PMOS transistors, and the seventh transistor is an NMOS transistor.
  • the first pull-up tube and the second pull-up tube are PMOS transistors; the first level is a low level, and the second level is a high level.
  • it further includes a driving circuit
  • the driving circuit is used for controlling the signal transmission tube to be turned on when both ends of the signal transmission tube are at the first level.
  • a bidirectional level conversion chip includes the bidirectional level conversion circuit as described above.
  • the pull-up control module outputs the first level when any one of the first end and the second end of the signal transmission tube is turned from the first level to the second level
  • a level pulse controls the conduction of the first pull-up tube and the second pull-up tube, and pulls the other end of the first end and the second end from the first level to the second level, that is, in the present invention
  • the first pull-up tube and the second pull-up tube are controlled by a pull-up control module, thereby not only reducing the number of modules and design complexity, but also reducing chip area and cost.
  • Fig. 1 is a schematic structural diagram of an existing bidirectional level conversion circuit
  • FIG. 2 is a schematic structural diagram of a bidirectional level conversion circuit provided by an embodiment of the present invention.
  • Figure 3 is a schematic structural diagram of a pull-up control module provided by an embodiment of the present invention.
  • Fig. 4 is a signal timing diagram of a pull-up control module provided by an embodiment of the present invention.
  • Figure 1 is a schematic structural diagram of an existing bidirectional level conversion chip.
  • the second control module controls The second pull-up tube MP2 is turned on to pull the second terminal B of the signal transmission terminal MN from the first level to the second level; when the second terminal B of the signal transmission tube MN is switched from the first level to the second level
  • the first control module controls the first pull-up tube MP1 to be turned on, and pulls the first end A of the signal transmission terminal MN from the first level to the second level. Since the two pull-up tubes in Fig. 1 are respectively controlled by the control module, this not only increases the number of modules and design complexity, but also increases the chip area and cost.
  • the present invention provides a bidirectional level conversion circuit to overcome the above-mentioned problems in the prior art, including a signal transmission tube, a first pull-up tube, a second pull-up tube and a pull-up control module;
  • the first end of the first pull-up tube is electrically connected with a first voltage terminal
  • the second end of the first pull-up tube is electrically connected with the first end of the signal transmission tube
  • the second pull-up tube The first end of the second end is electrically connected to the second voltage end
  • the second end of the second pull-up tube is electrically connected to the second end of the signal transmission tube;
  • the first signal input terminal of the pull-up control module is electrically connected with the first end of the signal transmission tube, and the second signal input terminal of the pull-up control module is electrically connected with the second end of the signal transmission tube;
  • the output terminal of the bidirectional detection control circuit is electrically connected to the grids of the first pull-up tube and the second pull-up tube;
  • the pull-up control module is used for outputting a first level pulse when any one of the first end and the second end of the signal transmission tube is inverted from the first level to the second level to control the first upper end
  • the pull tube and the second upper pull tube are connected to pull the other end of the first end and the second end from the first level to the second level.
  • the pull-up control module outputs a first level pulse to control the first level when either end of the first end and the second end of the signal transmission tube is switched from the first level to the second level.
  • a pull-up tube and a second pull-up tube are turned on, and the other end of the first end and the second end is pulled from the first level to the second level. That is to say, the first pull-up tube and the second pull-up tube in the present invention
  • the pull-up tube is controlled by a pull-up control module, which not only reduces the number of modules and design complexity, but also reduces chip area and cost.
  • the embodiment of the present invention provides a bidirectional level conversion circuit, which can be applied to a level conversion chip, a logic control chip, a data transmission chip, etc., as shown in FIG. 2, the bidirectional level conversion circuit includes The signal transmission tube MN, the first pull-up tube MP1, the second pull-up tube MP2 and the pull-up control module.
  • the first end of the first pull-up tube MP1 is electrically connected to the first voltage terminal VA
  • the second end of the first pull-up tube MP1 is electrically connected to the first end A of the signal transmission tube MN
  • the second pull-up tube MP2 The first end of is electrically connected to the second voltage terminal VB
  • the second end of the second pull-up tube MP2 is electrically connected to the second end B of the signal transmission tube MN;
  • the first signal input end LA of the pull-up control module is electrically connected to the first end A of the signal transmission tube MN, and the second signal input end LB of the pull-up control module is electrically connected to the second end B of the signal transmission tube MN, and the pull-up The output terminal LOUT of the control module is electrically connected to the grids of the first pull-up tube MP1 and the second pull-up tube MP2;
  • the pull-up control module is used to output the first level pulse when either end of the first end A and the second end B of the signal transmission tube MN is switched from the first level to the second level, that is, the output duration is t
  • the first level controls the conduction of the first pull-up tube MP1 and the second pull-up tube MP2, and pulls the other end of the first end A and the second end B from the first level to the second level.
  • the pull-up control module when the first terminal A changes from the first level to the second level, the pull-up control module outputs the first level of the first time period, and controls the first pull-up tube MP1 and the second pull-up tube MP2 Conduction. Since the second pull-up tube MP2 is turned on, the second terminal B can be pulled from the first level to the second level, which is equivalent to transmitting the second level signal of the first terminal A to the second terminal B.
  • the pull-up control module When the second terminal B is switched from the first level to the second level, the pull-up control module outputs the first level of the first time period, and controls the first pull-up tube MP1 and the second pull-up tube MP2 to conduct. Since the first pull-up tube MP1 is turned on, the first terminal A can be pulled from the first level to the second level, which is equivalent to transmitting the second level signal of the second terminal B to the first terminal A.
  • the bidirectional second-level transmission of the level conversion circuit can be realized through one pull-up control module, so that two pull-up control modules are not needed, and the number of modules and design complexity can be reduced. Small chip area and cost.
  • the first pull-up tube MP1 and the second pull-up tube MP2 are PMOS transistors
  • the first level is low and the second level is high
  • the pull-up tube MP2 is an NMOS transistor
  • the first level is a high level and the second level is a low level.
  • the signal transmission tube MN is an NMOS transistor as an example for description.
  • the bidirectional level conversion circuit in the embodiment of the present invention further includes a driving circuit; the driving circuit is used to control the signal transmission tube when both ends of the signal transmission tube MN are at the first level MN is turned on. Specifically, when the signal transmission tube MN is an NMOS transistor, the driving circuit is used to control the signal transmission tube MN to be turned on when both ends of the signal transmission tube MN are low, and both ends of the signal transmission tube MN are high. At the level, the control signal transmission tube MN is disconnected.
  • the control signal transmission tube MN when the first end A and the second end B are both low, the control signal transmission tube MN is turned on to realize the transmission of two voltage domain signals.
  • the first pull-up tube MP1 or the second pull-up tube MP2 is controlled to be turned on, and the other end is pulled up to a high level, which is equivalent to achieving two voltages Domain signal transmission.
  • the pull-up control module in the embodiment of the present invention includes a first signal input terminal LA, a second signal input terminal LB, a port detection module, a bidirectional detection trigger module, and a single pulse generation module.
  • the port detection module is electrically connected to the first signal input terminal LA and the second signal input terminal LB, and is used to output the first level when the first signal input terminal LA and the second signal input terminal LB are both at the second level , When at least one of the first signal input terminal LA and the second signal input terminal LB is at the first level, the second level is output; optionally, the first level is low and the second level is high Level.
  • the bidirectional detection trigger module is electrically connected to the first signal input terminal LA and the second signal input terminal LB, and is used to output the second level when the first signal input terminal LA and the second signal input terminal LB are both at the first level, When at least one of the first signal input terminal LA and the second signal input terminal LB is at the second level, the first level is output.
  • the single pulse generation module is electrically connected to the port detection module and the bidirectional detection trigger module, and is used to output the first voltage when the port detection module outputs the second level and the output of the bidirectional detection trigger module is converted from the second level to the first level. Ping pulse, output the second level in other periods.
  • the port detection module includes a NAND gate NA and a first inverter NV1 to a fourth inverter NV4; the input terminal of the first inverter NV1 is electrically connected to the first signal input terminal LA.
  • the input terminal of the second inverter NV2 is electrically connected with the output terminal of the first inverter NV1, and the output terminal of the second inverter NV2 is electrically connected with an input terminal of the NAND gate NA;
  • the third inverter The input terminal of NV3 is electrically connected to the second signal input terminal LB, the input terminal of the fourth inverter NV4 is electrically connected to the output terminal of the third inverter NV3, and the output terminal of the fourth inverter NV4 is NAND gate NA
  • the other input terminal is electrically connected; the output terminal of the NAND gate NA is electrically connected to the output terminal A1 of the port detection module.
  • the bidirectional detection trigger module includes an OR gate, first transistor M1 to fifth transistor M5, a fifth inverter NV5, and a sixth inverter NV6; an input terminal of the OR gate and the first signal
  • the input terminal LA is electrically connected, the other input terminal of the OR gate OR is electrically connected with the second signal input terminal LB, and the output terminal of the OR gate OR is electrically connected with the gate of the first transistor M1; the first terminal of the first transistor M1 is electrically connected with The second end of the second transistor M2 is electrically connected, the first end of the second transistor M2 is electrically connected to the power supply terminal VDD, the second end of the first transistor M1 is electrically connected to the second end of the third transistor M3, and the third transistor M3
  • the gate of the first transistor M3 is electrically connected to the first signal input terminal LA, the first terminal of the third transistor M3 is electrically connected to the ground terminal GND; the second terminal of the first transistor M1 is electrically connected to the second terminal of the fourth transistor M4, and the fourth
  • the single pulse generation module includes a sixth transistor M6 to an eighth transistor M8, a first resistor R1, a second resistor R2, a seventh inverter NV7, an eighth inverter NV8, and a ninth inverter.
  • NV9 and NOR gate the first terminal of the sixth transistor M6 is electrically connected to the power supply terminal VDD, the gate of the sixth transistor M6 is electrically connected to the output terminal A2 of the bidirectional detection trigger module, and the second terminal of the sixth transistor M6 is electrically connected to One end of the first resistor R1 is electrically connected, the other end of the first resistor R1 is electrically connected to one end of the second resistor R2, and the other end of the second resistor R2 is electrically connected to the first end of the seventh transistor M7.
  • the second terminal is electrically connected to the ground terminal GND, the gate of the seventh transistor M7 is electrically connected to the output terminal A2 of the bidirectional detection trigger module; the gate of the eighth transistor M8 is electrically connected to the output terminal A1 of the port detection module, and the eighth transistor
  • the first end of M8 is electrically connected to one end of the first resistor R1, the second end of the eighth transistor M8 is electrically connected to the other end of the first resistor R1;
  • the input end of the seventh inverter NV7 is electrically connected to the other end of the second resistor R2
  • One end is electrically connected, the output end of the seventh inverter NV7 is electrically connected to the input end of the eighth inverter NV8, the output end of the eighth inverter NV8 is electrically connected to an input end of the NOR gate, and the bidirectional detection trigger
  • the output terminal A2 of the module is electrically connected with the other input terminal of the NOR gate, the output terminal of the NOR gate NOR is electrically connected with
  • the first transistor M1, the second transistor M2, and the fourth transistor M4 are PMOS transistors
  • the third transistor M3 and the fifth transistor M5 are NMOS transistors
  • the sixth transistor M6 and the eighth transistor M8 are PMOS transistors
  • the seventh transistor M7 It is an NMOS transistor.
  • the present invention is not limited to this.
  • the first transistor M1, the second transistor M2, and the fourth transistor M4 may also be NMOS transistors
  • the third transistor M3 and the fifth transistor M5 may also be PMOS transistors
  • the sixth transistor M6 and the eighth transistor M8 may also be NMOS transistors
  • the seventh transistor M7 may also be PMOS transistors.
  • the first level is low level
  • the second level is high level.
  • the output terminal A1 outputs high level.
  • the OR gate OR outputs a low level, and the first transistor M1 is turned on. Since the first signal input terminal LA and the second signal input terminal LB are low level, the third transistor M3 and the fifth transistor M5 are disconnected, and the output terminal A2 outputs a high level, so that the fourth transistor M4 is turned on, and the output terminal A2 is weakly pulled up and locked. Since the output terminal A1 outputs a high level, the eighth transistor M8 is turned off.
  • the sixth transistor M6 Since the output terminal A2 outputs a high level, the sixth transistor M6 is turned off and the seventh transistor M7 is turned on, pulling down one input terminal A3 of the NOR gate NOR to a low level. Since the NOR gate NOR has another input terminal connected to the output terminal A2, the NOR gate NOR outputs a low level, and the output terminal LOUT outputs a high level, which controls the first pull-up tube MP1 and the second pull-up tube MP2 to turn off open.
  • the first terminal A and the second terminal B When either of the first terminal A and the second terminal B is turned from low to high, for example, when the first terminal A is turned from low to high, the first signal input terminal LA is turned from low to high At high level, the third transistor M3 is turned on and pulls down the output terminal A2 to low level. At this time, the node A4 will turn from low level to high level. However, at this time, the current will be caused by the first resistor R1 and The second resistor R2 is limited, causing the node A4 to have a delay, causing the node A3 to switch from low level to high level, and also causing delay.
  • the output terminal LOUT will output a low level for a certain period of time t, and control the first An upper pull tube MP1 and a second upper pull tube MP2 are turned on, and the second end B is pulled up from low level to high level.
  • t (R1+R2)*C
  • C is the parasitic capacitance of node A4.
  • the node A3 flips to a high level, the output terminal LOUT outputs a high level, and the first pull-up tube MP1 and the second pull-up tube MP2 are controlled to be disconnected.
  • the output terminal A1 is inverted to a low level
  • the eighth transistor M8 is turned on, so that the current flowing through the sixth transistor M6 increases, Therefore, the output terminal LOUT can be flipped to a high level in advance, and the first pull-up tube MP1 and the second pull-up tube MP2 can be quickly disconnected after the second terminal B is pulled to a high level, thereby reducing the first The power consumption of the pull-up tube MP1 and the second pull-up tube MP2.
  • both the first terminal A and the second terminal B are at high level, that is, when the first signal input terminal LA and the second signal input terminal LB are both at high level, the output terminal A1 is at high level and the output terminal A2 is at low level.
  • the second transistor M2 is turned on, the first transistor M1 is turned off, the eighth transistor M8 is turned on, the output terminal LOUT outputs a high level, and the first pull-up tube MP1 and the second pull-up tube MP2 are controlled to be turned off.
  • the pull-up control module When both the first terminal A and the second terminal B are at low level, that is, when the first signal input terminal LA and the second signal input terminal LB are both at low level, the third transistor M3 and the fifth transistor M5 are disconnected, and the first Transistor M1 is turned on, the second transistor M2 is turned off after the output terminal A2 is pulled to high level, the nodes A3 and A4 are turned to low level, and the output terminal LOUT outputs high level.
  • the pull-up control module is in the waiting state When any one of the first terminal A and the second terminal B turns from low level to high level, the pull-up control module outputs a low-level pulse to control the conduction of the first pull-up tube MP1 and the second pull-up tube MP2 .
  • the embodiment of the present invention also provides a bidirectional level conversion chip, which includes the bidirectional level conversion circuit provided in any of the foregoing embodiments.
  • the pull-up control module outputs the first level when either end of the first end and the second end of the signal transmission tube is converted from the first level to the second level.
  • the level pulse controls the conduction of the first pull-up tube and the second pull-up tube, and pulls the other end of the first end and the second end from the first level to the second level, that is, the first end of the present invention
  • the first pull-up tube and the second pull-up tube are controlled by a pull-up control module, thereby not only reducing the number of modules and design complexity, but also reducing chip area and cost.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)

Abstract

Un circuit de conversion de niveau bidirectionnel et une puce de conversion de niveau bidirectionnel, le circuit comprenant un tube de transmission de signal (MN), un premier tube d'excursion haute (MP1), un second tube d'excursion haute (MP2), et un module de commande d'excursion haute. La première extrémité du premier tube d'excursion haute (MP1) est électriquement connectée à une première borne de tension (VA), et la seconde extrémité est connectée électriquement à la première extrémité du tube de transmission de signal (MN) ; la première extrémité du second tube d'excursion haute (MP2) est électriquement connectée à une seconde borne de tension (VB), et la seconde extrémité est connectée électriquement à la seconde extrémité du tube de transmission de signal (MN) ; et une première extrémité d'entrée de signal du module de commande d'excursion haute est connectée électriquement à la première extrémité du tube de transmission de signal (MN), une seconde extrémité d'entrée de signal est connectée électriquement à la seconde extrémité du tube de transmission de signal (MN)), et l'extrémité de sortie est électriquement connectée aux grilles du premier tube d'excursion haute (MP1) et du second tube d'excursion haute (MP2) pour émettre une impulsion de premier niveau lorsque l'une quelconque des première et seconde extrémités du tube de transmission de signal (MN) est convertie du premier niveau au second niveau. Les deux tubes d'excursion haute sont commandés par un seul module de commande d'excursion haute, de telle sorte que non seulement le nombre de modules est diminué et que la complexité de conception est réduite, mais la zone de puce et le coût peuvent également être réduits.
PCT/CN2020/074417 2019-02-14 2020-02-06 Circuit de conversion de niveau bidirectionnel et puce de conversion de niveau bidirectionnel WO2020164434A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910115541.1A CN109687862A (zh) 2019-02-14 2019-02-14 一种双向电平转换电路和双向电平转换芯片
CN201910115541.1 2019-02-14

Publications (1)

Publication Number Publication Date
WO2020164434A1 true WO2020164434A1 (fr) 2020-08-20

Family

ID=66195825

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/074417 WO2020164434A1 (fr) 2019-02-14 2020-02-06 Circuit de conversion de niveau bidirectionnel et puce de conversion de niveau bidirectionnel

Country Status (2)

Country Link
CN (1) CN109687862A (fr)
WO (1) WO2020164434A1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109687862A (zh) * 2019-02-14 2019-04-26 上海艾为电子技术股份有限公司 一种双向电平转换电路和双向电平转换芯片
CN110138359B (zh) * 2019-05-20 2023-05-26 上海艾为电子技术股份有限公司 单脉冲产生电路和电平转换电路
CN112769428A (zh) * 2019-11-04 2021-05-07 广东美芝制冷设备有限公司 电子设备和双向电平转换通讯方法及电路
CN111817705B (zh) * 2020-07-27 2021-11-09 中国电子科技集团公司第五十八研究所 一种自感应自加速双向电平转换电路

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1568572A (zh) * 2001-11-27 2005-01-19 快捷半导体有限公司 有效电压电平总线开关(或传递门)转换器
CN203225733U (zh) * 2013-03-21 2013-10-02 重庆徐港电子有限公司 单通道双向逻辑电平转换器
US8917112B1 (en) * 2013-08-29 2014-12-23 Richtek Technology Corporation Bidirectional level shifter
CN206601697U (zh) * 2017-01-11 2017-10-31 深圳市迅特通信技术有限公司 一种光模块
CN109687862A (zh) * 2019-02-14 2019-04-26 上海艾为电子技术股份有限公司 一种双向电平转换电路和双向电平转换芯片
CN209526709U (zh) * 2019-02-14 2019-10-22 上海艾为电子技术股份有限公司 一种双向电平转换电路和双向电平转换芯片

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6373284B1 (en) * 2000-08-14 2002-04-16 Semiconductor Components Industries Llc Voltage level shifting circuit for bidirectional data
KR100568255B1 (ko) * 2004-01-26 2006-04-07 삼성전자주식회사 양방향 고전압 스위칭 소자 및 이를 포함하는 에너지 회수회로
US7667519B2 (en) * 2005-05-23 2010-02-23 Texas Instruments Incorporated Biasing circuit for pass transistor for voltage level translator circuit
CN201781423U (zh) * 2010-04-13 2011-03-30 中电普瑞科技有限公司 一种晶闸管阀高电位电子板
JP2012147173A (ja) * 2011-01-11 2012-08-02 Toshiba Corp 双方向レベルシフト回路
CN103475216B (zh) * 2013-09-05 2016-05-11 成都芯源系统有限公司 功率变换器、时钟模块、控制电路及相关控制方法
CN105609069B (zh) * 2016-01-04 2018-07-06 京东方科技集团股份有限公司 电平转换电路、驱动电路和显示装置
CN105654905B (zh) * 2016-03-30 2018-01-26 京东方科技集团股份有限公司 移位寄存器及其驱动方法、驱动电路和显示装置
CN106130536B (zh) * 2016-06-20 2019-06-14 华为技术有限公司 电平转换电路及电子设备
CN206865435U (zh) * 2017-04-20 2018-01-09 上海青橙实业有限公司 双向电平转换电路
CN108735162B (zh) * 2018-05-25 2020-04-03 京东方科技集团股份有限公司 显示装置、栅极驱动电路、移位寄存器及其控制方法
CN108768363B (zh) * 2018-08-24 2023-09-29 上海艾为电子技术股份有限公司 一种三态过零比较电路及电源管理芯片

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1568572A (zh) * 2001-11-27 2005-01-19 快捷半导体有限公司 有效电压电平总线开关(或传递门)转换器
CN203225733U (zh) * 2013-03-21 2013-10-02 重庆徐港电子有限公司 单通道双向逻辑电平转换器
US8917112B1 (en) * 2013-08-29 2014-12-23 Richtek Technology Corporation Bidirectional level shifter
CN206601697U (zh) * 2017-01-11 2017-10-31 深圳市迅特通信技术有限公司 一种光模块
CN109687862A (zh) * 2019-02-14 2019-04-26 上海艾为电子技术股份有限公司 一种双向电平转换电路和双向电平转换芯片
CN209526709U (zh) * 2019-02-14 2019-10-22 上海艾为电子技术股份有限公司 一种双向电平转换电路和双向电平转换芯片

Also Published As

Publication number Publication date
CN109687862A (zh) 2019-04-26

Similar Documents

Publication Publication Date Title
WO2020164434A1 (fr) Circuit de conversion de niveau bidirectionnel et puce de conversion de niveau bidirectionnel
US8154323B2 (en) Output driver operable over wide range of voltages
US8441301B2 (en) Cascoded level shifter protection
US7839171B1 (en) Digital level shifter and methods thereof
US9780790B2 (en) High speed level shifter circuit
JPS59108426A (ja) 結合用中間回路
US11677400B2 (en) Level shifter circuit and method of operating the same
JPH11298313A (ja) トライステ―トバッファ回路
US11295789B2 (en) Latching sense amplifier
US20230370060A1 (en) Semiconductor integrated circuit device and semiconductor system including the same
CN109787614B (zh) 一种单脉冲产生电路和双向电平转换电路
US10778197B2 (en) Level conversion device and method
US11843375B2 (en) Semiconductor integrated circuit
US20060071695A1 (en) Signal driving circuits including inverters
WO2022116415A1 (fr) Circuit de conversion de niveau
US10812080B2 (en) High speed voltage level translator including an automatically bootstrapped cascode driver
US11621705B2 (en) Semiconductor integrated circuit device and level shifter circuit
US11791820B2 (en) Output circuit, transmission circuit, and semiconductor integrated circuit
US8896360B2 (en) Level-up shifter circuit for high speed and low power applications
TWI813070B (zh) 電源供應電路以及電源供應方法
TWI733630B (zh) 輸出入模組
KR0157956B1 (ko) 출력 버퍼회로
JP2001094402A (ja) 半導体集積回路の出力回路
US9515654B2 (en) Semiconductor apparatus
JP3989135B2 (ja) Ｌｓｉデバイス

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20754949

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20754949

Country of ref document: EP

Kind code of ref document: A1