WO2019065656A1 - Substrat à électrode traversante et dispositif à semi-conducteur utilisant un substrat à électrode traversante - Google Patents

Substrat à électrode traversante et dispositif à semi-conducteur utilisant un substrat à électrode traversante Download PDF

Info

Publication number
WO2019065656A1
WO2019065656A1 PCT/JP2018/035524 JP2018035524W WO2019065656A1 WO 2019065656 A1 WO2019065656 A1 WO 2019065656A1 JP 2018035524 W JP2018035524 W JP 2018035524W WO 2019065656 A1 WO2019065656 A1 WO 2019065656A1
Authority
WO
WIPO (PCT)
Prior art keywords
electrode
wiring
substrate
glass substrate
hole
Prior art date
Application number
PCT/JP2018/035524
Other languages
English (en)
Japanese (ja)
Inventor
進 中澤
恵大 笹生
直大 高橋
宏樹 古庄
敦子 千吉良
祐治 成田
Original Assignee
大日本印刷株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大日本印刷株式会社 filed Critical 大日本印刷株式会社
Priority to JP2019545145A priority Critical patent/JP7180605B2/ja
Publication of WO2019065656A1 publication Critical patent/WO2019065656A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits

Definitions

  • the present disclosure relates to a through electrode substrate.
  • the present invention relates to a through electrode substrate having a crosslinked wiring which bridges the through electrode and the wiring on the substrate.
  • a through electrode board in which a through electrode penetrating through the wiring board is formed is used.
  • the base material is an organic substrate made of an organic substance
  • it is formed on the substrate by performing electroless copper plating to form a wiring in the through hole and obtain conduction. It is possible to obtain conduction between the formed wiring and the through electrode formed in the through hole.
  • Patent Document 1 discloses a printed wiring board having a via hole in which a bottomed hole is formed in a substrate whose base material is glass epoxy and a conductive layer is formed in the bottomed hole.
  • the substrate is a substrate made of an inorganic material such as glass, silicon, or ceramic
  • an adhesion layer is formed in advance. Need to form.
  • copper plating is only formed in the part in which the adhesion layer was formed.
  • the wiring on the substrate and the through electrode in the through hole are connected by electroless copper plating, the wiring and the through electrode are connected through the insulating adhesion layer, which causes a problem in electrical reliability. .
  • An object of the present invention is to provide a through electrode substrate and a method of manufacturing the same.
  • a through electrode substrate is provided on a substrate made of an inorganic material, a first wiring provided on the substrate, and the substrate at a position separated from the first wiring. It has a penetration hole, the penetration electrode provided in the inner wall of the penetration hole, and the 2nd wiring which connects the 1st wiring and the penetration electrode.
  • the penetration electrode substrate concerning one embodiment of this indication may further have an adhesion layer provided between the substrate and the penetration electrode.
  • the second wiring may further be in contact with the adhesion layer.
  • the adhesion layer may include an organic resin material.
  • a through electrode substrate includes: an insulating layer provided on the first wiring, the second wiring, and the through electrode; and a third wiring provided on the insulating layer.
  • the semiconductor device may further include a fourth wiring in contact with the insulating layer, the third wiring, and the through electrode.
  • the insulating layer is made of an organic resin material, and the through electrode is provided on the inner wall of the through hole and an opening provided in the insulating layer.
  • the through electrode is provided inside a first through electrode provided on the inner wall of the through hole and the opening provided in the insulating layer. It may include two through electrodes.
  • the aspect ratio of the through hole may be 3 or more.
  • a conduction between the through electrode and the wiring on the substrate is ensured, and a through electrode substrate with improved electrical reliability and a method of manufacturing the same are provided. can do.
  • FIG. 1 is a cross-sectional view of a semiconductor device using a through electrode substrate according to an embodiment of the present disclosure.
  • FIG. 2A is a top view of a through electrode substrate according to an embodiment of the present disclosure.
  • FIG. 2B is a cross-sectional view taken along the cutting line shown in FIG. It is a sectional view explaining a manufacturing method of a penetration electrode substrate concerning one embodiment of this indication. It is a sectional view explaining a manufacturing method of a penetration electrode substrate concerning one embodiment of this indication. It is a sectional view explaining a manufacturing method of a penetration electrode substrate concerning one embodiment of this indication. It is a sectional view explaining a manufacturing method of a penetration electrode substrate concerning one embodiment of this indication. It is a sectional view explaining a manufacturing method of a penetration electrode substrate concerning one embodiment of this indication.
  • FIG. 7 is a cross-sectional view of a through electrode substrate according to another embodiment of the present disclosure. It is a top view of the penetration electrode substrate shown in FIG.
  • FIG. 9A is a top view of a through electrode substrate according to an embodiment of the present disclosure.
  • FIG. 9B is a cross-sectional view taken along the section line shown in FIG. It is a sectional view of a penetration electrode substrate concerning one embodiment of this indication. It is a top view of the penetration electrode substrate concerning one embodiment of this indication.
  • overlap between a certain structure and another structure means that at least a part of the structures overlap in a plan view of these structures. In other words, one of these structures is located above or below the other, and these structures at least partially overlap each other when viewed from the top or the bottom. .
  • FIG. 1 is a top view showing an example of a semiconductor device 1000 having a through electrode substrate 100 which is an embodiment of the present disclosure.
  • the semiconductor device 1000 includes a printed circuit board 200, a through electrode substrate 100, an integrated circuit 300, bumps 122, and a wiring layer 120.
  • a plurality of integrated circuits 300 may be provided on the wiring layer 120, and the plurality of integrated circuits 300 may be electrically connected to each other through the wiring layer 120.
  • Each integrated circuit 300 is electrically connected to the through electrode substrate 100 via a conductor such as the wiring layer 120 and the bumps 122.
  • the through electrode substrate 100 is electrically connected to the printed circuit board 200 through a through electrode 108 described later.
  • FIG. 1 shows an example in which one integrated circuit 300 electrically connected to the wiring layer 120 is mounted on the through electrode substrate 100
  • the number of terminals of the integrated circuit 300 may be four, five or more, or less than four. Further, the number of integrated circuits 300 mounted on the through electrode substrate 100 may be plural or one. Furthermore, in the integrated circuit 300 mounted on the through electrode substrate 100, a plurality of integrated circuits having different numbers of terminals may be mounted. It can be selected as appropriate depending on the application of the semiconductor device 1000.
  • FIG. 1 shows an example in which the through electrode substrate 100 is mounted on the printed circuit board 200, the present invention is not limited to this example.
  • the through electrode substrate 100 may be mounted, for example, on a glass substrate or on a flexible material such as an FPC. It can be selected as appropriate depending on the application of the semiconductor device.
  • FIG. 2 illustrates an example of a through electrode substrate according to an embodiment of the present disclosure.
  • FIG. 2A is a top view of a through electrode substrate according to an embodiment of the present disclosure.
  • FIG. 2B is a cross-sectional view taken along the cutting line shown in FIG.
  • FIG. 2 shows a partial top view and a partial cross-sectional view of through electrode substrate 100 shown in FIG.
  • the through electrode substrate 100 includes a first surface 102 a, a second surface 102 b, a glass substrate 102 having a through hole 10 penetrating the first surface 102 a and the second surface 102 b, and a through electrode provided on the inner wall of the through hole 10. It has 108.
  • a multilayer wiring layer such as the wiring layer 120 shown in FIG. 1 may be provided on the first surface 102a.
  • the first wiring 104 shown in FIG. 2 constitutes a part of the wiring layer 120 shown in FIG.
  • the wiring layer 120 and the bumps 122 are electrically connected to the through electrodes 108.
  • the through electrode 108 is electrically connected to the bump 122.
  • the integrated circuit 300 is electrically connected to the wiring layer 120 through the bumps 122.
  • the through electrode substrate 100 is electrically connected to the printed circuit board 200 through the bumps 122.
  • the first surface 102 a and the second surface 102 b are in a relationship of top and bottom or front and back with respect to the through electrode substrate 100.
  • the through electrode substrate 100 is formed on the glass substrate 102, the through holes 10 penetrating the first surface 102 a to the second surface 102 b of the glass substrate 102, and the first surface 102 a of the glass substrate 102.
  • the adhesion layer 106 provided on the inner wall of the through hole 10 and the penetration electrode 108 formed on the adhesion layer 106, and the penetration is made on the first surface 102a of the glass substrate 102.
  • a second wire 110 electrically connecting the electrode 108 and the first wire 104 is provided.
  • a glass substrate 102 made of a glass material as a substrate is shown, but the present disclosure is not limited to this, and a silicon substrate made of a material containing silicon, a material containing alumina A ceramic substrate made of the above may be used.
  • the glass substrate 102 has a first surface 102 a and a second surface 102 b as two main surfaces, and the first wiring 104 is formed on at least the first surface 102 a.
  • the first wiring 104 may form, for example, a thin film transistor (TFT).
  • the first wiring 104 is formed only on the first surface 102a, but the present disclosure is not limited thereto, and both surfaces of the first surface 102a and the second surface 102b of the glass substrate 102 are formed. Wiring may be formed on the The material of the first wiring 104 may be, for example, copper.
  • the plate thickness of the glass substrate 102 may be, for example, about 200 ⁇ m to 900 ⁇ m.
  • the adhesion layer 106 and the penetration electrode 108 formed on the adhesion layer 106 are formed on the side wall in the through hole 10 of the glass substrate 102.
  • the adhesion layer 106 functions as a base for forming the material of the through electrode 108 on the glass substrate 102 by electroless plating.
  • the adhesion layer 106 may be formed of a material containing an organic resin.
  • the material containing the organic resin constituting the adhesion layer 106 may be, for example, an epoxy resin, an acrylic resin, a polyimide resin, a urethane resin or the like.
  • the through electrode 108 is formed on a portion of the surface of the glass substrate 102 where the adhesion layer 106 is formed. Since the through electrode 108 is formed to obtain conduction between the upper and lower sides of the glass substrate 102, the through electrode 108 is formed to cover all the side walls in the through hole 10 of the glass substrate 102, and a hollow circle is formed along the inner wall of the through hole 10. It is formed in a columnar shape.
  • the hollow portion of the through electrode 108 may be referred to as a through hole 130.
  • the through electrode 108 is electrically connected to the upper and lower wirings, the land 108-1 (from the diameter of the through hole) is formed on the peripheral portion of the through hole 130 on the first surface 102a to the second surface 102b of the glass substrate 102. May also have a large "land" portion).
  • the material of the through electrode 108 may be, for example, copper or nickel.
  • the through holes 10 and the through holes 130 may be concentric circles having the same central axis.
  • the hole diameter of the through hole 10 may be, for example, about 40 ⁇ m to 140 ⁇ m, and the hole diameter of the through hole 130 may be, for example, about 30 ⁇ m to 135 ⁇ m.
  • the hole diameter of the through hole 10 is larger than the hole diameter of the through hole 130.
  • the inside of the through hole 130 may be filled with the same plating as the through electrode 108, or may be filled with an organic resin or a metal different from the through electrode 108. It is also good.
  • the second wiring 110 On the first surface 102 a of the glass substrate 102, a second wiring 110 in contact with the glass substrate 102, the first wiring 104, and the through electrode 108 is formed.
  • the second wiring 110 has a function as a bridge wiring which electrically connects the first wiring 104 and the land 108-1 on the first surface 102a of the through electrode 108.
  • the material of the second wiring 110 may be any material having conductivity, such as copper, nickel, or tin.
  • the second wire 110 may be a single layer as shown in FIG. 2, but the present disclosure is not limited thereto.
  • the material of the second wiring 110 is copper
  • an adhesion layer made of a metal film of low resistance such as Ti is interposed between the copper and the glass substrate 102. It may be a multilayer structure including one or more layers.
  • FIG. 10 is a cross-sectional view of a through electrode substrate according to an embodiment of the present disclosure.
  • the second wiring 110 ′ shown in FIG. 10 includes an adhesion layer 110-1 formed of a metal film of low resistance such as Ti formed on the glass substrate 102, and a conductor such as copper formed on the adhesion layer 110-1. It has a two-layer structure in which a second wiring portion 110-2 made of a material having elasticity is laminated. According to the configuration shown in FIG. 10, the adhesion between the second wiring portion 110-2 of the second wiring 110 'and the glass substrate 102 can be improved. Further, although not shown, the adhesion layer 110-1 of the second wiring 110 'shown in FIG. 10 may have a multilayer structure made of two or more low resistance metal films.
  • the second wiring 110 is a wiring which can bridge and electrically connect the first wiring 104 and the through electrode 108 which are formed separately on one main surface of the glass substrate 102. It may be
  • the second wiring 110 may be wire bonding that electrically connects the first wiring 104 and the through electrode 108, and solder that electrically connects the first wiring 104 and the through electrode 108. It may be.
  • the material of the second wiring 110 may be, for example, a metal oxide such as nickel, gold, tin, copper, aluminum, titanium, chromium, or ITO.
  • FIG. 11 is a top view of a through electrode substrate according to an embodiment of the present disclosure. As shown in FIG. 11, only one second wiring 110 may be connected to one through electrode 108 and electrically connected to the first wiring 104.
  • the first wiring 104, the second wiring 110, and the through electrode 108 are formed of a conductive material.
  • a conductive material For example, gold, silver, copper, platinum, nickel, rhodium, ruthenium, or iridium can be used.
  • the first wire 104, the second wire 110, and the through electrode 108 may use the same material, or may use different materials in combination. Characteristic impedance matching can be improved by forming the first wiring 104, the second wiring 110, and the through electrode 108 using the same material.
  • the through electrode 108 and the first wire 104 are electrically connected by the second wire 110, the conduction between the through electrode 108 and the first wire 104 on the glass substrate 102 is ensured. Electrical reliability is improved.
  • FIG. 9 is a view showing a modification of the through electrode substrate according to the embodiment of the present disclosure shown in FIG.
  • FIG. 9A is a top view of a through electrode substrate according to an embodiment of the present disclosure.
  • FIG. 9B is a cross-sectional view taken along the section line shown in FIG.
  • the through electrode 108 may have a wiring portion 108-2 extending from the land 108-1 formed on the first surface 102a.
  • the second wire 110 may be directly connected to the wire portion 108-2 extending from the land 108-1 formed on the first surface 102a of the through electrode 108.
  • Method 1 of manufacturing wiring board A method of manufacturing the through electrode substrate 100 according to the first embodiment of the present disclosure shown in FIG. 2 will be described with reference to FIGS. 2 to 6.
  • FIGS. 3 to 6 the same components as those in FIGS. 1 to 2 will be described with the same reference numerals.
  • the first wiring 104 is formed on the glass substrate 102 (see FIG. 3).
  • the first wiring 104 may constitute an element such as a TFT.
  • the first wiring 104 is formed on the first surface 102 a of the glass substrate 102 in FIG. 3, the present invention is not limited to this, and the first wiring is not only limited to the first surface 102 a but also to the second surface 102 b. 104 may be formed.
  • a through hole 10 penetrating the first surface 102a and the second surface 102b is formed in the glass substrate 102 having the first wiring 104 formed on one side or both sides (see FIG. 4).
  • the position where the through hole 10 is formed in the glass substrate 102 is a portion where the first wiring 104 is not formed.
  • the through hole 10 is formed at a position separated from the first wiring 104.
  • the shape of the through hole 10 may be a cylindrical shape in which the upper and lower hole diameters are substantially constant.
  • the method of forming the through holes 10 in the glass substrate 102 may be any method.
  • the adhesion layer 106 is formed on the inner wall of the through hole 10 formed in the glass substrate 102 and the peripheral portion of the through hole on the first surface 102 a and the second surface 102 b (see FIG. 5).
  • the adhesion layer 106 may be formed by a method such as spin coating, dip coating, spray coating, or the like.
  • the adhesion layer 106 functions as an adhesion layer for forming a through electrode material thereafter.
  • the adhesion layer 106 may be formed of a material containing an organic resin.
  • the through electrode 108 is formed on a portion of the surface of the glass substrate 102 where the adhesion layer 106 is formed (see FIG. 6).
  • the through electrode 108 is formed on the adhesion layer 106 formed on the surface of the glass substrate 102.
  • the through electrode 108 is formed by coating copper or nickel using an electroless plating method.
  • the wiring portion 108-2 extending from the land 108-1 formed on the first surface 102a of the through electrode 108 is also penetrated It may be formed at the same time as the electrode 108 in the above process.
  • the through electrode 108 including the land 108-1 and the wiring portion 108-2 extending from the land 108-1 is formed on the surface of the glass substrate 102 where the adhesion layer 106 is formed (FIG. 9). See).
  • the through electrode 108 is formed on the adhesion layer 106 formed on the surface of the glass substrate 102.
  • the through electrode 108 is formed by coating copper or nickel using an electroless plating method.
  • the adhesion layer 106 as the adhesion layer or the reducing agent, it is possible to form a through electrode material in the through holes 10 formed on the glass substrate 102 by the electroless plating method or the like.
  • a through electrode material such as copper in the through holes 10 formed on the glass substrate 102 without forming the adhesion layer 106 by a sputtering method.
  • the aspect ratio of the through holes in the glass substrate is low (for example, if the plate thickness is small or the hole diameter is large), even if a method of forming an electrode material such as copper in the through holes by sputtering is used. It is possible to form through electrodes.
  • the aspect ratio is a value of plate thickness / hole diameter, and the relationship between the plate thickness of the glass substrate 102 and the hole diameter of the through hole of the glass substrate 102 is expressed by the aspect ratio of the through hole of the glass substrate. For example, when the plate thickness is large or the hole diameter is small, the aspect ratio is high, and when the plate thickness is small or the hole diameter is large, the aspect ratio is small.
  • the sputtering method is sufficient for the electrode material to reach the inside of the through holes far from the main surface of the glass substrate. Since film formation can not be performed, a blank portion (void or soot) in which the electrode material is not formed is likely to be generated inside the through hole, and there is a problem in electrical reliability.
  • the aspect ratio of the through holes of the glass substrate is 3 or more, in the sputtering method, voids or soot are easily generated in the through holes, and a problem occurs in the electrical reliability.
  • the present disclosure even if the aspect ratio of the through hole 10 formed in the glass substrate 102 is high by using the adhesion layer 106 as the adhesion layer or reducing agent, the penetration hole 10 is penetrated by the electroless plating method or the like.
  • the electrode material can be sufficiently deposited. Therefore, the present disclosure is advantageous in that the electrical reliability can be further improved, particularly in a wiring substrate in a high density arrangement in which the aspect ratio of the through holes 10 formed in the glass substrate 102 is 3 or more.
  • the first wiring 104 and the glass substrate 102 are connected.
  • a second wiring 110 is formed in contact with the through electrode 108 (see FIG. 2).
  • the second wiring 110 is a wiring formed to be in contact with the first surface 102 a of the glass substrate by sputtering or the like, but the present disclosure is not limited to this.
  • the adhesion layer 106 needs to be formed on the glass substrate 102 as an adhesion layer. Further, by forming the through electrode 108 only via the adhesion layer 106, it is not possible to obtain conduction between the through electrode 108 and a wiring layer such as the first wiring 104 formed in advance on the glass substrate 102. Therefore, in the present disclosure, in order to obtain conduction between a wiring layer such as the first wiring 104 formed in advance on the glass substrate 102 and the through electrode 108 formed via the adhesion layer 106, 2 wiring 110 is provided.
  • the second wiring 110 electrically connects the first wiring 104 and the through electrode 108 which are formed apart on one main surface of the glass substrate 102 as the bridge wiring, the through electrode 108 and the first wiring 104 are separated. Electrical connection with the first wiring 104 can be secured, and a through electrode substrate with improved electrical reliability can be provided.
  • the second wiring 110 may be a wiring formed to be in contact with the first surface 102 a of the glass substrate by a sputtering method or the like.
  • the second wiring 110 is disposed so as to be in direct contact with (not isolated from) one main surface of the glass substrate 102, and is directly in contact with the same surface.
  • the adhesion layer 106 intervenes between the glass substrate 102 and the glass substrate 102).
  • the first wiring 104 in direct contact with the first surface 102 a of the glass substrate and the land 108-1 on the first surface 102 a of the through electrode 108 are on the first surface 102 a of the glass substrate It is electrically connected by the 2nd wiring 110 which touches directly.
  • the first wiring 104 in direct contact with the first surface 102a of the glass substrate and the land 108-1 of the through electrode 108 are in direct contact with the first surface 102a of the glass substrate. Since the second wiring 110 is electrically connected, the wiring density in the layer directly in contact with the first surface 102 a of the glass substrate on which the first wiring 104 and the land 108-1 of the through electrode 108 are formed is It can be enhanced. As described above, if the wiring density in the layer directly in contact with the first surface 102 a of the glass substrate is increased, the wiring formation to other layers becomes easier, and the design freedom of the wiring is increased.
  • the wiring length of the second wiring 110 can be shortened. Therefore, the resistance is low and current can flow stably.
  • the second wiring 110 is in direct contact with the same surface as the first wiring 104 and the land 108-1 of the through electrode 108, the height of the wiring layer can be reduced. Furthermore, when another wiring is stacked on the wiring layer via the insulating layer, the flatness of the lower wiring layer can be secured.
  • first wiring 104, the land 108-1 of the through electrode 108, and the second wiring 110 are formed with the first surface 102a of the same glass substrate as a base, the thermal expansion of the first surface 102a of the glass substrate Since the stress due to the stress uniformly applies to each of the first wiring 104, the through electrode 108, and the second wiring 110, distortion and disconnection of the wiring are less likely to occur, and connection reliability is enhanced.
  • a through electrode substrate 100 ′ shown in FIG. 7 includes a glass substrate 102 constituting the through electrode substrate 100 shown in FIG. 2, a first through electrode 108 a, a first wire 104, and a second wire 110.
  • the through electrode substrate 100 ′ shown in FIG. 7 further has an insulating layer 112, and on the insulating layer 112, a third wiring 114 that constitutes a wiring layer above the first wiring 104.
  • the insulating layer 112 has an opening 20 on the first through electrode 108 a, and the second through electrode 108 b is formed on the inner wall of the opening 20.
  • the second through electrode 108 b and the third wiring 114 are configured to be bridged by the fourth wiring 116 on the insulating layer 112.
  • the insulating layer 112 is provided so as to cover the first wiring 104, the second wiring 110, and the first through electrode 108 on the first surface 102 a of the glass substrate 102.
  • the insulating layer 112 is an insulating layer formed of an organic resin material, and is an interlayer insulating layer for laminating another wiring layer formed of the third wiring layer 114 on the wiring layer formed of the first wiring 104. It functions as a membrane.
  • the insulating layer 112 has an opening 20 at a position overlapping the through hole 10 in which the first through electrode 108 a is formed, and the second through electrode 108 b is formed on the inner wall of the opening 20 of the insulating layer 112. There is.
  • the second through electrode 108b is formed in the opening 20 of the insulating layer 112 made of an organic resin material, and therefore, unlike the first through electrode 108a, it is not necessary to interpose an adhesion layer. Therefore, the second through electrode 108 b can be formed directly on the surface of the insulating layer 112 by a method such as electroless copper plating.
  • the second through electrode 108 b electrically connects the third wire 114 formed in the upper layer to the first through electrode 108 a, and the third wire 114 and the second wire 114 formed on the first surface 102 a of the glass substrate 102. It functions to obtain upper and lower conduction with other interconnections and the like formed on the surface 102b.
  • the second through electrode 108 b and the third wire are formed at spaced positions on the insulating layer 112, and the fourth wire 116 bridges the second through electrode 108 b and the third wire on the insulating layer 112. Electrically connect in the same layer.
  • the wiring layer including the first wiring 104 and the wiring layer including the third wiring are stacked on the first surface 102 a of the glass substrate 102.
  • the first through electrode 108a and the first wiring 104 in direct contact with the first surface 102a of the glass substrate 102 are bridged in the same layer by the second wiring 110 in direct contact with the first surface 102a of the glass substrate 102.
  • the second through electrode 108b in direct contact with the upper surface of the insulating layer 112 and the third wiring 114 are bridged in the same layer by the fourth wiring 116 in direct contact with the upper surface of the insulating layer 112.
  • the other configuration is the same as that of the through electrode substrate 100 shown in FIGS. 1 and 2.
  • two layers of the wiring layer including the first wiring 104 and the wiring layer including the third wiring are stacked on the first surface 102 a of the glass substrate 102, but the present disclosure is limited thereto Instead, three or more wiring layers may be stacked.
  • the through electrode substrate 100 ′ includes a third through electrode 108 c which vertically conducts the third wiring 114 and another wiring or the like formed on the second surface 102 b of the glass substrate 102. You may provide further.
  • an insulating layer 112 may be formed between the third through electrode 108 c and the glass substrate 102.
  • the insulating layer 112 may be formed by a method in which an insulating liquid resist film is coated on the surface of the glass substrate 102 using a roller coater.
  • the insulating layer 112 may be formed using a dip coater or a spray coater.
  • FIG. 8 is a top view of the through electrode substrate shown in FIG.
  • the wiring and the through electrode on the uppermost surface are indicated by a solid line
  • the wiring and the through electrode positioned in the lower layer are indicated by a broken line as a transparent view.
  • the plurality of first through electrodes 108 a are connected to one another by the wiring layer including the first wiring 104
  • the second through electrode 108 b is a third wiring that is the upper layer of the first wiring 104. It is connected to the third through electrode 108 c which is another through electrode by the wiring layer including 114.
  • the fourth wire 116 bridges and connects the third wire 114 and the second through electrode 108 b which are separately formed on the insulating layer 112 in the same layer, the second through electrode 108 b and the second through electrode 108 b are separated. Electrical connection with the three wires 114 is ensured, and a through electrode substrate 100 'with improved electrical reliability can be provided.
  • the second through electrode 108b forms a land 108b-1 at the periphery of the through hole 130b which is a hollow portion, and this land electrically connects the other wiring and the through electrode.
  • the first through electrode 108a and the third through electrode 108c may also have lands at the peripheral edge of the through hole, as with the second through electrode 108b.
  • the wiring density can be further improved by laminating the wiring layers while securing the electrical reliability.

Abstract

Ce substrat à électrode traversante comprend : un substrat constitué d'un matériau inorganique ; un premier câblage disposé sur le substrat ; un trou traversant disposé sur le substrat à une position éloignée du premier câblage ; une électrode traversante disposée sur la paroi interne du trou traversant ; et un second câblage connectant le premier câblage et l'électrode traversante. Selon la présente invention, la continuité électrique entre l'électrode traversante et le câblage sur le substrat est assurée dans un substrat à électrode traversante à rapport d'aspect élevé à l'aide d'un substrat en verre, et un substrat à électrode traversante présentant une fiabilité électrique améliorée et son procédé de production peuvent être fournis.
PCT/JP2018/035524 2017-09-29 2018-09-25 Substrat à électrode traversante et dispositif à semi-conducteur utilisant un substrat à électrode traversante WO2019065656A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2019545145A JP7180605B2 (ja) 2017-09-29 2018-09-25 貫通電極基板及び貫通電極基板を用いた半導体装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017190129 2017-09-29
JP2017-190129 2017-09-29

Publications (1)

Publication Number Publication Date
WO2019065656A1 true WO2019065656A1 (fr) 2019-04-04

Family

ID=65901393

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2018/035524 WO2019065656A1 (fr) 2017-09-29 2018-09-25 Substrat à électrode traversante et dispositif à semi-conducteur utilisant un substrat à électrode traversante

Country Status (3)

Country Link
JP (1) JP7180605B2 (fr)
TW (1) TWI782100B (fr)
WO (1) WO2019065656A1 (fr)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6017991A (ja) * 1983-07-12 1985-01-29 株式会社東芝 スル−ホ−ル基板の製造方法
JP2012015209A (ja) * 2010-06-29 2012-01-19 Advantest Corp 貫通配線基板および製造方法
JP2015177382A (ja) * 2014-03-15 2015-10-05 キヤノン株式会社 素子電極が貫通配線と繋がったデバイス、及びその製造方法
WO2016114133A1 (fr) * 2015-01-15 2016-07-21 凸版印刷株式会社 Interposeur, dispositif à semi-conducteur et leur procédé de fabrication
JP2017501575A (ja) * 2013-12-20 2017-01-12 クアルコム，インコーポレイテッド バンプ領域におけるビアパッドの配置が改良された基板

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080298023A1 (en) * 2007-05-28 2008-12-04 Matsushita Electric Industrial Co., Ltd. Electronic component-containing module and manufacturing method thereof
JP2009277883A (ja) * 2008-05-14 2009-11-26 Sharp Corp 電子素子ウェハモジュールおよびその製造方法、電子素子モジュール、電子情報機器
JP6017991B2 (ja) 2013-02-21 2016-11-02 株式会社平和 パチンコ機

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6017991A (ja) * 1983-07-12 1985-01-29 株式会社東芝 スル−ホ−ル基板の製造方法
JP2012015209A (ja) * 2010-06-29 2012-01-19 Advantest Corp 貫通配線基板および製造方法
JP2017501575A (ja) * 2013-12-20 2017-01-12 クアルコム，インコーポレイテッド バンプ領域におけるビアパッドの配置が改良された基板
JP2015177382A (ja) * 2014-03-15 2015-10-05 キヤノン株式会社 素子電極が貫通配線と繋がったデバイス、及びその製造方法
WO2016114133A1 (fr) * 2015-01-15 2016-07-21 凸版印刷株式会社 Interposeur, dispositif à semi-conducteur et leur procédé de fabrication

Also Published As

Publication number Publication date
JP7180605B2 (ja) 2022-11-30
TWI782100B (zh) 2022-11-01
TW201924505A (zh) 2019-06-16
JPWO2019065656A1 (ja) 2020-11-19

Similar Documents

Publication Publication Date Title
JP7327612B2 (ja) 貫通電極基板及び半導体装置
JP7180605B2 (ja) 貫通電極基板及び貫通電極基板を用いた半導体装置
JP3736639B2 (ja) 半導体装置及び電子デバイス並びにそれらの製造方法
US9578747B2 (en) Structure of via hole of electrical circuit board
US20140299363A1 (en) Structure of via hole of electrical circuit board and manufacturing method thereof
JP3722224B2 (ja) 半導体チップ及び半導体装置並びに半導体装置の製造方法
US20030159282A1 (en) Wiring board and method of fabricating the same, semiconductor device, and electronic instrument
JP2023120288A (ja) 多層基板およびその製造方法
JP7439486B2 (ja) 配線基板および実装基板
WO2023142965A1 (fr) Carte de circuit imprimé, appareil d'affichage et procédé de fabrication de carte de circuit imprimé
WO2016114170A1 (fr) Carte de sondage et carte de câblage multicouche dont ladite carte de sondage est munie
JP7098902B2 (ja) 貫通電極基板
JP2016184619A (ja) 多層配線構造体
JP6819894B2 (ja) 電子部品
JP6986221B2 (ja) 孔電極基板の製造方法、孔電極基板および半導体装置
JP2019121637A (ja) 多層配線構造体及びその製造方法
KR20200107915A (ko) 다층 기판 및 그 제조 방법
JP2021093447A (ja) 配線基板、実装基板、および配線基板の製造方法
JP2022108485A (ja) 配線基板
KR20170112814A (ko) 연성인쇄회로기판, 이의 제조방법 및 이를 포함하는 터치 패널
JP2004289071A (ja) 配線基板及びその製造方法、半導体装置、電子デバイス並びに電子機器
JP2018170495A (ja) プリント回路基板
JP2013165106A (ja) 電子装置
JP2006196528A (ja) 半導体装置
JP2015088557A (ja) 多層配線基板

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18860352

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2019545145

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18860352

Country of ref document: EP

Kind code of ref document: A1