WO2018055667A1 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
WO2018055667A1
WO2018055667A1 PCT/JP2016/077664 JP2016077664W WO2018055667A1 WO 2018055667 A1 WO2018055667 A1 WO 2018055667A1 JP 2016077664 W JP2016077664 W JP 2016077664W WO 2018055667 A1 WO2018055667 A1 WO 2018055667A1
Authority
WO
WIPO (PCT)
Prior art keywords
case housing
heat sink
semiconductor device
outer peripheral
semiconductor chip
Prior art date
Application number
PCT/JP2016/077664
Other languages
English (en)
French (fr)
Inventor
林田 幸昌
大介 大宅
貴之 松本
龍太郎 伊達
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to DE112016007241.4T priority Critical patent/DE112016007241B4/de
Priority to JP2018540511A priority patent/JP6699742B2/ja
Priority to PCT/JP2016/077664 priority patent/WO2018055667A1/ja
Priority to CN201680089339.0A priority patent/CN109716516B/zh
Priority to US16/098,901 priority patent/US10748830B2/en
Publication of WO2018055667A1 publication Critical patent/WO2018055667A1/ja

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142Sealing arrangements between parts, e.g. adhesion promotors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10254Diamond [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1027IV
    • H01L2924/10272Silicon Carbide [SiC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/1033Gallium nitride [GaN]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/163Connection portion, e.g. seal
    • H01L2924/16315Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Definitions

  • the present invention relates to a semiconductor device used for motor control of, for example, electric railway equipment or automobile equipment.
  • the case casing and the heat sink are bonded with an adhesive.
  • an adhesive In order to secure a certain volume of the adhesive applied to the heat sink, the case housing surrounds the heat sink. Therefore, the size of the heat sink has to be smaller than the case housing. Further, when there is no step portion on the case housing side or the heat sink side (see, for example, Patent Document 1), there is a concern that the adhesive is crushed and the volume of the adhesive itself is lost, and the sealing function is impaired.
  • the heat diffusion range cannot be expanded. Also, the heat dissipation function cannot be maximized due to the limitation of the heat sink size. In recent years, as the size of semiconductor devices has been reduced, it has become difficult to secure a mounting hole diameter for mounting on a cooler on the heat sink if the size of the heat sink is limited.
  • the present invention has been made to solve the above-described problems, and its object is to obtain a semiconductor device capable of ensuring a sealing effect, reducing contact thermal resistance, and improving the likelihood of cooling design. Is.
  • the semiconductor device includes a heat sink, a wiring board provided on the heat sink, a semiconductor chip provided on the wiring board, and the heat sink so as to surround the wiring board and the semiconductor chip.
  • a case housing provided on top, an adhesive that adheres the lower surface of the case housing and the outer periphery of the upper surface of the heat sink, and a seal that fills the case housing and covers the wiring substrate and the semiconductor chip
  • a step portion is provided on at least one of the lower surface of the case housing and the outer peripheral portion of the upper surface of the heat radiating plate, and the side surface of the heat radiating plate and the outer surface of the case housing are the same surface.
  • a step portion is provided on at least one of the lower surface of the case housing and the outer peripheral portion of the upper surface of the heat sink.
  • FIG. 1 is a bottom view showing a semiconductor device according to a first embodiment of the present invention. It is sectional drawing to which the adhesion part of the case housing
  • FIG. 1 is a cross-sectional view showing a semiconductor device according to the first embodiment of the present invention.
  • a wiring board 2 is provided on the heat sink 1.
  • the heat sink 1 is a metal such as Cu, AlSiC, or Al.
  • the wiring board 2 is such that a lower surface electrode 3 is provided on the lower surface of a ceramic substrate or the like, and upper surface electrodes 4, 5, 6 are provided on the upper surface.
  • the lower surface electrode 3 of the wiring board 2 is joined to the heat sink 1 by solder 7.
  • a semiconductor chip 8 is provided on the upper surface electrode 4 of the wiring board 2.
  • the upper surface electrode of the semiconductor chip 8 is connected to the upper surface electrode 5 of the wiring substrate 2 by a wire 9.
  • a case housing 10 is provided on the heat sink 1 so as to surround the wiring substrate 2 and the semiconductor chip 8.
  • the case housing 10 is an engineering plastic such as PPS, PBT, or PET + PBT.
  • the lower surface of the case housing 10 and the outer peripheral portion of the upper surface of the heat radiating plate 1 are bonded with an adhesive 11.
  • the adhesive 11 is a silicone-based or epoxy-based material.
  • the electrode terminal 12 is connected to the upper surface electrode 6 of the wiring board 2 and pulled out of the case housing 10.
  • an insulating sealing material 13 such as silicone gel is filled in the case housing 10 to cover the wiring substrate 2 and the semiconductor chip 8.
  • FIG. 2 is a bottom view showing the semiconductor device according to the first embodiment of the present invention.
  • a mounting hole 14 for a cooler and a case mounting screw hole 15 are provided on the outer peripheral portion of the heat radiating plate 1.
  • FIG. 3 is an enlarged cross-sectional view of the bonding portion between the case housing and the heat sink of the semiconductor device according to the first embodiment of the present invention.
  • a convex portion 16 is provided on the outer portion of the lower surface of the case housing 10
  • a concave portion 17 is provided on the outer peripheral portion of the upper surface of the heat radiating plate 1 at a position facing the convex portion 16.
  • the side surface of the heat sink 1 and the outer surface of the case housing 10 are the same surface.
  • the heat sink 1 When molding the heat sink 1 by melting metal, grooves or projections are provided in the mold or mold, and the outer periphery of the heat sink 1 is additionally processed during casting. Moreover, when forming the recessed part 17 after shape
  • FIG. 4 is an enlarged cross-sectional view of a bonding portion between a case housing and a heat sink of a semiconductor device according to a comparative example.
  • the case housing 10 surrounds the heat sink 1 in order to secure a certain volume of the adhesive 11 applied to the heat sink 1. Therefore, the size of the heat sink 1 must be smaller than the case housing 10.
  • a convex portion 16 is provided on the outer portion of the lower surface of the case housing 10, and a concave portion 17 is provided on the outer peripheral portion of the upper surface of the heat sink 1 at a position facing the convex portion 16. It has been. Thereby, the fixed effect of the adhesive 11 which adhere
  • FIG. FIG. 5 is an enlarged cross-sectional view of the bonding portion between the case housing and the heat sink of the semiconductor device according to the second embodiment of the present invention.
  • a groove 18 is provided in the convex portion 16 of the case housing 10, and a protrusion 19 is provided in the concave portion 17 of the heat radiating plate 1 at a position facing the groove 18.
  • the groove 18 of the case housing 10 and the protrusion 19 of the heat sink 1 are engaged with each other, so that leakage of the sealing material 13 and protrusion of the adhesive 11 can be prevented. Improves. Further, the positioning accuracy of the case housing 10 is also improved.
  • FIG. FIG. 6 is an enlarged cross-sectional view of the bonding portion between the case housing and the heat sink of the semiconductor device according to the third embodiment of the present invention.
  • a concave portion 20 is provided on the outer portion of the lower surface of the case housing 10
  • a convex portion 21 is provided on the outer peripheral portion of the upper surface of the radiator plate 1 at a position facing the concave portion 20.
  • the convex portion 21 of the heat radiating plate 1 can prevent the sealing material 13 from leaking and the adhesive 11 from protruding, so that productivity is improved.
  • FIG. 7 is an enlarged cross-sectional view of a bonding portion between a case housing and a heat sink of a semiconductor device according to Embodiment 4 of the present invention.
  • a convex portion 16 is provided at the central portion of the lower surface of the case housing 10
  • a concave portion 17 is provided on the outer peripheral portion of the upper surface of the heat radiating plate 1 at a position facing the convex portion 16.
  • FIG. FIG. 8 is an enlarged cross-sectional view of the bonding portion between the case housing and the heat sink of the semiconductor device according to the fifth embodiment of the present invention.
  • a convex portion 16 is provided on the outer portion of the lower surface of the case housing 10
  • a chamfer 22 is provided on the inner portion of the lower surface of the case housing 10. Since the adhesive 11 is pulled up toward the case housing 10 by the surface tension acting on the chamfer 22, the volume of the adhesive 11 can be secured and the sealing effect is improved. Moreover, since it becomes unnecessary to process the heat sink 1, cost can be reduced and heat dissipation can be improved. In addition, the same effects as those of the first embodiment can be obtained.
  • FIG. FIG. 9 is an enlarged cross-sectional view of the bonding portion between the case housing and the heat sink of the semiconductor device according to the sixth embodiment of the present invention.
  • a recess 17 is provided on the outer peripheral portion of the upper surface of the radiator plate 1 as a stepped portion.
  • An air reservoir 23 is provided on the lower surface of the case housing 10.
  • the insulating property can be improved by allowing the bubbles 24 in the adhesive 11 to escape to the air pool 23 instead of the inside of the apparatus.
  • FIG. FIG. 10 is an enlarged cross-sectional view of a bonding portion between a case housing and a heat sink of a semiconductor device according to Embodiment 7 of the present invention.
  • a convex portion 16 is provided on an inner portion of the lower surface of the case housing 10.
  • a chamfer 22 is provided on the outer portion of the lower surface of the case housing 10. The insulating property can be improved by the bubbles 24 in the adhesive 11 being removed to the outside of the apparatus.
  • the same effects as those of the first embodiment can be obtained.
  • FIG. 11 is an enlarged cross-sectional view of a bonding portion between a case housing and a heat sink of a semiconductor device according to Embodiment 8 of the present invention.
  • an air reservoir 23 is provided on the lower surface of the case housing 10. The insulating property can be improved by the bubbles 24 in the adhesive 11 being removed from the outside of the apparatus or into the air pool 23.
  • the semiconductor chip 8 is an IGBT or a diode formed of silicon, but may be an SiC-MOSFET or SiC-SBD formed of a wide band gap semiconductor.
  • the wide band gap semiconductor is, for example, silicon carbide, a gallium nitride-based material, or diamond.
  • a power semiconductor element formed of such a wide band gap semiconductor can be miniaturized because of its high voltage resistance and allowable current density. By using this miniaturized element, a semiconductor device incorporating this element can also be miniaturized.
  • the heat resistance of the element is high, the heat dissipating fins of the heat sink can be reduced in size and the water cooling part can be cooled in the air, so that the semiconductor device can be further reduced in size.
  • the semiconductor device since the power loss of the element is low and the efficiency is high, the semiconductor device can be highly efficient.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

放熱板(1)上に配線基板(2)が設けられている。配線基板(2)上に半導体チップ(8)が設けられている。配線基板(2)及び半導体チップ(8)を囲うように放熱板(1)上にケース筐体(10)が設けられている。ケース筐体(10)の下面と放熱板(1)の上面外周部が接着剤(11)により接着されている。封止材(13)がケース筐体(10)内に設けられ、配線基板(2)及び半導体チップ(8)を覆っている。ケース筐体(10)の下面と放熱板(1)の上面外周部の少なくとも一方に段差部(16,17)が設けられている。放熱板(1)の側面とケース筐体(10)の外側面が同一面である。

Description

半導体装置
 本発明は、例えば電鉄用機器又は自動車用機器のモータ制御に使用される半導体装置に関する。
 ケース筐体内にゲルが充填される半導体装置では、ケース筐体と放熱板は接着剤により接着される。これにより、接合部からの水分侵入又はゲルの外部への漏れを防止することができる。ただし、放熱板に塗布した接着剤の一定のボリュームを確保するため、ケース筐体が放熱板を囲っていた。従って、放熱板のサイズをケース筐体より小さくしなければならなかった。また、ケース筐体側にも放熱板側にも段差部が無い場合(例えば、特許文献1参照)、接着剤を押しつぶして接着剤自身のボリュームが無くなり、シール機能を損なう懸念があった。
日本特開平11-214612号公報
 放熱板のサイズをケース筐体より小さくすると、熱拡散範囲を拡大できない。また、放熱板サイズの制限により放熱機能を最大限に発揮できない。また、近年、半導体装置の縮小化が進むにあたり、放熱板サイズが制限されたままでは、冷却器へ取り付けるための取付穴径を放熱板上に確保することが困難になってきている。
 本発明は、上述のような課題を解決するためになされたもので、その目的はシール効果を担保し、接触熱抵抗を低減させ、冷却設計の尤度を向上させることができる半導体装置を得るものである。
 本発明に係る半導体装置は、放熱板と、前記放熱板上に設けられた配線基板と、前記配線基板上に設けられた半導体チップと、前記配線基板及び前記半導体チップを囲うように前記放熱板上に設けられたケース筐体と、前記ケース筐体の下面と前記放熱板の上面外周部を接着する接着剤と、前記ケース筐体内に充填され、前記配線基板及び前記半導体チップを覆う封止材とを備え、前記ケース筐体の前記下面と前記放熱板の前記上面外周部の少なくとも一方に段差部が設けられ、前記放熱板の側面と前記ケース筐体の外側面が同一面である。
 本発明では、ケース筐体の下面と放熱板の上面外周部の少なくとも一方に段差部が設けられている。これにより、ケース筐体と放熱板を接着する接着剤の一定ボリュームを確保してシール効果を担保することができる。また、放熱板の側面とケース筐体の外側面が同一面である。これにより、放熱範囲を拡大することができるため、接触熱抵抗を低減させ、冷却設計の尤度を向上させることができる。
本発明の実施の形態1に係る半導体装置を示す断面図である。 本発明の実施の形態1に係る半導体装置を示す下面図である。 本発明の実施の形態1に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。 比較例に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。 本発明の実施の形態2に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。 本発明の実施の形態3に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。 本発明の実施の形態4に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。 本発明の実施の形態5に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。 本発明の実施の形態6に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。 本発明の実施の形態7に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。 本発明の実施の形態8に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。
 本発明の実施の形態に係る半導体装置について図面を参照して説明する。同じ又は対応する構成要素には同じ符号を付し、説明の繰り返しを省略する場合がある。
実施の形態1.
 図1は、本発明の実施の形態1に係る半導体装置を示す断面図である。放熱板1上に配線基板2が設けられている。放熱板1は、Cu、AlSiC又はAlなどの金属である。配線基板2は、セラミック基板などの下面に下面電極3が設けられ、上面に上面電極4,5,6が設けられたものである。配線基板2の下面電極3ははんだ7により放熱板1に接合されている。配線基板2の上面電極4上に半導体チップ8が設けられている。半導体チップ8の上面電極はワイヤ9により配線基板2の上面電極5に接続されている。
 ケース筐体10が配線基板2及び半導体チップ8を囲うように放熱板1上に設けられている。ケース筐体10は、例えばPPS、PBT又はPET+PBTなどのエンジニアリングプラスチックである。ケース筐体10の下面と放熱板1の上面外周部が接着剤11により接着されている。接着剤11は、シリコーン系又はエポキシ系の材料などである。
 電極端子12が配線基板2の上面電極6に接続され、ケース筐体10の外部に引き出されている。絶縁性を担保するために、シリコーンゲルなどの絶縁性の封止材13がケース筐体10内に充填され、配線基板2及び半導体チップ8などを覆っている。
 図2は、本発明の実施の形態1に係る半導体装置を示す下面図である。放熱板1の外周部には、冷却器への取付穴14とケース取付ネジ穴15が設けられている。
 図3は、本発明の実施の形態1に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。段差部として、ケース筐体10の下面の外側部分に凸部16が設けられ、放熱板1の上面外周部には凸部16に対向する位置に凹部17が設けられている。放熱板1の側面とケース筐体10の外側面が同一面である。
 金属融解により放熱板1を成型する場合は、金型又は鋳型に溝又は突起を設けて鋳造時に放熱板1の外周部を追加加工する。また、放熱板1の表面形状を成型した後に凹部17を形成する場合は、凹部17となる部分以外をレジストマスクで覆い、エッチングにより凹部17を成形する。レジスト・エッチングを行わない場合は、プレスにより凹部17を成形してもよい。
 続いて、本実施の形態の効果を比較例と比較して説明する。図4は、比較例に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。比較例では、放熱板1に塗布した接着剤11の一定のボリュームを確保するため、ケース筐体10が放熱板1を囲っている。従って、放熱板1のサイズをケース筐体10より小さくしなければならない。
 一方、本実施の形態では、段差部として、ケース筐体10の下面の外側部分に凸部16が設けられ、放熱板1の上面外周部には凸部16に対向する位置に凹部17が設けられている。これにより、ケース筐体10と放熱板1を接着する接着剤11の一定ボリュームを確保してシール効果を担保することができる。また、放熱板1の側面とケース筐体10の外側面が同一面である。これにより、放熱範囲を拡大することができるため、冷却器への取付穴14とケース取付ネジ穴15を確保するためのクリアランス範囲が拡大される。このため、接触熱抵抗を低減させ、冷却設計の尤度を向上させることができる。この結果、半導体装置の寿命設計が有利になる。
実施の形態2.
 図5は、本発明の実施の形態2に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。実施の形態1の構成に加えて、ケース筐体10の凸部16に溝18が設けられ、放熱板1の凹部17には溝18に対向する位置に突起19が設けられている。
 実施の形態1と同様の効果に加え、ケース筐体10の溝18と放熱板1の突起19がかみ合うことにより、封止材13の漏れと接着剤11のはみ出しを防ぐことができるため、生産性が向上する。また、ケース筐体10の位置決め精度も向上する。
実施の形態3.
 図6は、本発明の実施の形態3に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。段差部として、ケース筐体10の下面の外側部分に凹部20が設けられ、放熱板1の上面外周部には凹部20に対向する位置に凸部21が設けられている。実施の形態1と同様の効果に加え、放熱板1の凸部21により封止材13の漏れと接着剤11のはみ出しを防ぐことができるため、生産性が向上する。
実施の形態4.
 図7は、本発明の実施の形態4に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。段差部として、ケース筐体10の下面の中央部分に凸部16が設けられ、放熱板1の上面外周部には凸部16に対向する位置に凹部17が設けられている。これにより、実施の形態3と同様の効果に加え、接着剤11の塗布量を低減することができる。また、ケース筐体10の位置決め精度も向上する。
実施の形態5.
 図8は、本発明の実施の形態5に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。段差部として、ケース筐体10の下面の外側部分に凸部16が設けられ、ケース筐体10の下面の内側部分に面取り22が設けられている。面取り22に作用する表面張力により接着剤11がケース筐体10側に引き上げられるため、接着剤11のボリュームを確保でき、シール効果が向上する。また、放熱板1を加工する必要がなくなるため、コストを削減し、放熱性を向上することができる。その他、実施の形態1と同様の効果を得ることができる。
実施の形態6.
 図9は、本発明の実施の形態6に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。実施の形態5の構成に加えて、段差部として、放熱板1の上面外周部に凹部17が設けられている。また、ケース筐体10の下面にエアだまり23が設けられている。実施の形態5と同様の効果に加え、接着剤11内の気泡24が装置内部でなくエアだまり23に抜けることで絶縁性を向上させることができる。
実施の形態7.
 図10は、本発明の実施の形態7に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。段差部として、ケース筐体10の下面の内側部分に凸部16が設けられている。また、ケース筐体10の下面の外側部分に面取り22が設けられている。接着剤11内の気泡24が装置外側に抜けることで絶縁性を向上させることができる。その他、実施の形態1と同様の効果を得ることができる。
実施の形態8.
 図11は、本発明の実施の形態8に係る半導体装置のケース筐体と放熱板の接着部を拡大した断面図である。実施の形態7の構成に加えて、ケース筐体10の下面にエアだまり23が設けられている。接着剤11内の気泡24が装置外側又はエアだまり23に抜けることで絶縁性を向上させることができる。
 なお、半導体チップ8は珪素によって形成されたIGBT又はダイオードであるが、ワイドバンドギャップ半導体によって形成されたSiC-MOSFET又はSiC-SBDでもよい。ワイドバンドギャップ半導体は、例えば、炭化珪素、窒化ガリウム系材料、又はダイヤモンドである。このようなワイドバンドギャップ半導体によって形成されたパワー半導体素子は、耐電圧性や許容電流密度が高いため、小型化できる。この小型化された素子を用いることで、この素子を組み込んだ半導体装置も小型化できる。また、素子の耐熱性が高いため、ヒートシンクの放熱フィンを小型化でき、水冷部を空冷化できるので、半導体装置を更に小型化できる。また、素子の電力損失が低く高効率であるため、半導体装置を高効率化できる。
1 放熱板、2 配線基板、8 半導体チップ、10 ケース筐体、11 接着剤、13 封止材、16,21 凸部、17,20 凹部、18 溝、19 突起、22 面取り、23 エアだまり

Claims (10)

  1.  放熱板と、
     前記放熱板上に設けられた配線基板と、
     前記配線基板上に設けられた半導体チップと、
     前記配線基板及び前記半導体チップを囲うように前記放熱板上に設けられたケース筐体と、
     前記ケース筐体の下面と前記放熱板の上面外周部を接着する接着剤と、
     前記ケース筐体内に充填され、前記配線基板及び前記半導体チップを覆う封止材とを備え、
     前記ケース筐体の前記下面と前記放熱板の前記上面外周部の少なくとも一方に段差部が設けられ、
     前記放熱板の側面と前記ケース筐体の外側面が同一面であることを特徴とする半導体装置。
  2.  前記段差部として、前記ケース筐体の前記下面の外側部分に凸部が設けられ、前記放熱板の前記上面外周部には前記凸部に対向する位置に凹部が設けられていることを特徴とする請求項1に記載の半導体装置。
  3.  前記段差部として、前記ケース筐体の前記凸部に溝が設けられ、前記放熱板の前記凹部には前記溝に対向する位置に突起が設けられていることを特徴とする請求項2に記載の半導体装置。
  4.  前記段差部として、前記ケース筐体の前記下面の外側部分に凹部が設けられ、前記放熱板の前記上面外周部には前記凹部に対向する位置に凸部が設けられていることを特徴とする請求項1に記載の半導体装置。
  5.  前記段差部として、前記ケース筐体の前記下面の中央部分に凸部が設けられ、前記放熱板の前記上面外周部には前記凸部に対向する位置に凹部が設けられていることを特徴とする請求項1に記載の半導体装置。
  6.  前記段差部として、前記ケース筐体の前記下面の外側部分に凸部が設けられ、
     前記ケース筐体の前記下面の内側部分に面取りが設けられていることを特徴とする請求項1に記載の半導体装置。
  7.  前記段差部として、前記放熱板の前記上面外周部に凹部が設けられ、
     前記ケース筐体の前記下面にエアだまりが設けられていることを特徴とする請求項6に記載の半導体装置。
  8.  前記段差部として、前記ケース筐体の前記下面の内側部分に凸部が設けられ、
     前記ケース筐体の前記下面の外側部分に面取りが設けられていることを特徴とする請求項1に記載の半導体装置。
  9.  前記ケース筐体の前記下面にエアだまりが設けられていることを特徴とする請求項8に記載の半導体装置。
  10.  前記半導体チップはワイドバンドギャップ半導体によって形成されていることを特徴とする請求項1~9の何れか1項に記載の半導体装置。
PCT/JP2016/077664 2016-09-20 2016-09-20 半導体装置 WO2018055667A1 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
DE112016007241.4T DE112016007241B4 (de) 2016-09-20 2016-09-20 Halbleitervorrichtung
JP2018540511A JP6699742B2 (ja) 2016-09-20 2016-09-20 半導体装置
PCT/JP2016/077664 WO2018055667A1 (ja) 2016-09-20 2016-09-20 半導体装置
CN201680089339.0A CN109716516B (zh) 2016-09-20 2016-09-20 半导体装置
US16/098,901 US10748830B2 (en) 2016-09-20 2016-09-20 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2016/077664 WO2018055667A1 (ja) 2016-09-20 2016-09-20 半導体装置

Publications (1)

Publication Number Publication Date
WO2018055667A1 true WO2018055667A1 (ja) 2018-03-29

Family

ID=61690238

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2016/077664 WO2018055667A1 (ja) 2016-09-20 2016-09-20 半導体装置

Country Status (5)

Country Link
US (1) US10748830B2 (ja)
JP (1) JP6699742B2 (ja)
CN (1) CN109716516B (ja)
DE (1) DE112016007241B4 (ja)
WO (1) WO2018055667A1 (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020255558A1 (ja) * 2019-06-21 2020-12-24 株式会社ケーヒン 電力変換装置
WO2021106114A1 (ja) * 2019-11-27 2021-06-03 三菱電機株式会社 半導体モジュール
JP2021111669A (ja) * 2020-01-08 2021-08-02 三菱電機株式会社 半導体装置および電力変換装置
JP2022051139A (ja) * 2020-09-18 2022-03-31 三菱電機株式会社 半導体装置

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6696480B2 (ja) * 2017-03-22 2020-05-20 株式会社デンソー 半導体装置
CN111211059B (zh) * 2018-11-22 2023-07-04 矽品精密工业股份有限公司 电子封装件及其制法与散热件
KR20210141373A (ko) * 2020-05-15 2021-11-23 주식회사 아모센스 파워모듈

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS553617A (en) * 1978-06-21 1980-01-11 Hitachi Ltd Metallic base for hybrid integrated circuit
JPS63100842U (ja) * 1986-12-19 1988-06-30
JPH0470752U (ja) * 1990-10-30 1992-06-23
JPH05166950A (ja) * 1991-12-16 1993-07-02 Fuji Electric Co Ltd 半導体装置のパッケージ構造
JPH06268102A (ja) * 1993-01-13 1994-09-22 Fuji Electric Co Ltd 樹脂封止形半導体装置
JPH11186463A (ja) * 1997-12-22 1999-07-09 Sanyo Electric Co Ltd 混成集積回路装置
JP2000323593A (ja) * 1999-05-06 2000-11-24 Yazaki Corp 半導体装置
JP2005146198A (ja) * 2003-11-19 2005-06-09 Shin Etsu Polymer Co Ltd 電子機器ケースの組立方法およびこれに用いるシリコーン接着剤
JP2005322784A (ja) * 2004-05-10 2005-11-17 Mitsubishi Electric Corp 電力用半導体装置
WO2016016985A1 (ja) * 2014-07-31 2016-02-04 三菱電機株式会社 半導体装置
JP2016178220A (ja) * 2015-03-20 2016-10-06 富士電機株式会社 半導体モジュールおよび樹脂ケース

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6072239A (en) * 1995-11-08 2000-06-06 Fujitsu Limited Device having resin package with projections
JP3483720B2 (ja) * 1997-02-12 2004-01-06 沖電気工業株式会社 半導体装置
JPH11214612A (ja) 1998-01-26 1999-08-06 Hitachi Ltd パワー半導体モジュール
JPH11307658A (ja) 1998-04-22 1999-11-05 Fuji Electric Co Ltd 半導体装置のパッケージ
JP2000311959A (ja) * 1999-04-27 2000-11-07 Sanyo Electric Co Ltd 半導体装置とその製造方法
JP2002134674A (ja) * 2000-10-20 2002-05-10 Hitachi Ltd 半導体装置およびその製造方法
JP3865055B2 (ja) * 2001-12-28 2007-01-10 セイコーエプソン株式会社 半導体装置の製造方法
JP4029843B2 (ja) * 2004-01-19 2008-01-09 豊田合成株式会社 発光装置
JP2005095977A (ja) * 2003-08-26 2005-04-14 Sanyo Electric Co Ltd 回路装置
JP4765016B2 (ja) 2004-04-06 2011-09-07 富士電機株式会社 半導体装置の製造方法
WO2007004572A1 (ja) * 2005-06-30 2007-01-11 Matsushita Electric Works, Ltd. 発光装置
JP2008171936A (ja) * 2007-01-10 2008-07-24 Toyota Motor Corp 冷却構造
JP2010074117A (ja) * 2007-12-07 2010-04-02 Panasonic Electric Works Co Ltd 発光装置
JP2010251614A (ja) * 2009-04-17 2010-11-04 Toyota Motor Corp 半導体モジュールおよびその製造方法
JP2012244093A (ja) * 2011-05-24 2012-12-10 Renesas Electronics Corp 半導体装置の製造方法
JP5724710B2 (ja) * 2011-07-21 2015-05-27 三菱電機株式会社 プレート積層型冷却器
JP5823798B2 (ja) * 2011-09-29 2015-11-25 ルネサスエレクトロニクス株式会社 半導体装置
JP2017181624A (ja) * 2016-03-29 2017-10-05 セイコーエプソン株式会社 電気光学装置、電気光学ユニットおよび電子機器
JP6848802B2 (ja) * 2017-10-11 2021-03-24 三菱電機株式会社 半導体装置

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS553617A (en) * 1978-06-21 1980-01-11 Hitachi Ltd Metallic base for hybrid integrated circuit
JPS63100842U (ja) * 1986-12-19 1988-06-30
JPH0470752U (ja) * 1990-10-30 1992-06-23
JPH05166950A (ja) * 1991-12-16 1993-07-02 Fuji Electric Co Ltd 半導体装置のパッケージ構造
JPH06268102A (ja) * 1993-01-13 1994-09-22 Fuji Electric Co Ltd 樹脂封止形半導体装置
JPH11186463A (ja) * 1997-12-22 1999-07-09 Sanyo Electric Co Ltd 混成集積回路装置
JP2000323593A (ja) * 1999-05-06 2000-11-24 Yazaki Corp 半導体装置
JP2005146198A (ja) * 2003-11-19 2005-06-09 Shin Etsu Polymer Co Ltd 電子機器ケースの組立方法およびこれに用いるシリコーン接着剤
JP2005322784A (ja) * 2004-05-10 2005-11-17 Mitsubishi Electric Corp 電力用半導体装置
WO2016016985A1 (ja) * 2014-07-31 2016-02-04 三菱電機株式会社 半導体装置
JP2016178220A (ja) * 2015-03-20 2016-10-06 富士電機株式会社 半導体モジュールおよび樹脂ケース

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020255558A1 (ja) * 2019-06-21 2020-12-24 株式会社ケーヒン 電力変換装置
WO2021106114A1 (ja) * 2019-11-27 2021-06-03 三菱電機株式会社 半導体モジュール
JPWO2021106114A1 (ja) * 2019-11-27 2021-06-03
JP7173375B2 (ja) 2019-11-27 2022-11-16 三菱電機株式会社 半導体モジュール
JP2021111669A (ja) * 2020-01-08 2021-08-02 三菱電機株式会社 半導体装置および電力変換装置
JP2022051139A (ja) * 2020-09-18 2022-03-31 三菱電機株式会社 半導体装置
JP7351278B2 (ja) 2020-09-18 2023-09-27 三菱電機株式会社 半導体装置

Also Published As

Publication number Publication date
JPWO2018055667A1 (ja) 2019-02-28
US10748830B2 (en) 2020-08-18
CN109716516A (zh) 2019-05-03
CN109716516B (zh) 2023-05-23
JP6699742B2 (ja) 2020-05-27
DE112016007241T5 (de) 2019-07-04
US20190206757A1 (en) 2019-07-04
DE112016007241B4 (de) 2021-08-19

Similar Documents

Publication Publication Date Title
WO2018055667A1 (ja) 半導体装置
US11049790B2 (en) Electrically insulating thermal interface on the discontinuity of an encapsulation structure
JP6300633B2 (ja) パワーモジュール
KR101915873B1 (ko) 전력용 반도체 장치 및 그 제조 방법
JP5900620B2 (ja) 半導体装置
WO2017175612A1 (ja) パワーモジュール、パワー半導体装置及びパワーモジュール製造方法
JP5432085B2 (ja) 電力半導体装置
CN108292631B (zh) 半导体模块
CN109659284B (zh) 半导体装置
JP2014216459A (ja) 半導体装置
US10163752B2 (en) Semiconductor device
JP2016018866A (ja) パワーモジュール
CN111373527B (zh) 半导体装置
JP2011091259A (ja) 半導体モジュールおよびその製造方法
JP6486579B1 (ja) 半導体装置
JP2019175923A (ja) 半導体パッケージ
CN113284861A (zh) 半导体装置
JP7367309B2 (ja) 半導体モジュール、半導体装置及び半導体装置の製造方法
JP2010219385A (ja) 半導体装置
JP2015002321A (ja) パッケージ構造体
JPWO2019021507A1 (ja) 半導体装置及び半導体モジュール
JP2009158825A (ja) 半導体装置
WO2021117145A1 (ja) 半導体パッケージ
JP6527777B2 (ja) 半導体装置及びそれを有する実装基板
JP2005217248A (ja) 半導体装置

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref document number: 2018540511

Country of ref document: JP

Kind code of ref document: A

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16916738

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 16916738

Country of ref document: EP

Kind code of ref document: A1