WO2017145585A1 - 送信装置、送信方法、および通信システム - Google Patents
送信装置、送信方法、および通信システム Download PDFInfo
- Publication number
- WO2017145585A1 WO2017145585A1 PCT/JP2017/001545 JP2017001545W WO2017145585A1 WO 2017145585 A1 WO2017145585 A1 WO 2017145585A1 JP 2017001545 W JP2017001545 W JP 2017001545W WO 2017145585 A1 WO2017145585 A1 WO 2017145585A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- signal
- emphasis
- symbol
- voltage state
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0278—Arrangements for impedance matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018557—Coupling arrangements; Impedance matching circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/04—Control of transmission; Equalising
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/04—Control of transmission; Equalising
- H04B3/16—Control of transmission; Equalising characterised by the negative-impedance network used
- H04B3/18—Control of transmission; Equalising characterised by the negative-impedance network used wherein the network comprises semiconductor devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0202—Channel estimation
- H04L25/0212—Channel estimation of impulse response
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
Definitions
- the present disclosure relates to a transmission device that transmits a signal, a transmission method used in such a transmission device, and a communication system including such a transmission device.
- Patent Documents 1 and 2 disclose a communication system that transmits three differential signals using three transmission paths.
- Patent Document 3 discloses a communication system that performs pre-emphasis.
- the transmission device includes a driver unit and a control unit.
- the driver unit is configured to be able to set a voltage in each voltage state by transmitting a data signal using a predetermined number of voltage states of 3 or more.
- the control unit causes the driver unit to perform emphasis by setting an emphasis voltage corresponding to a transition between a predetermined number of voltage states.
- a transmission method performs emphasis by transmitting a data signal using a predetermined number of voltage states of 3 or more and setting an emphasis voltage according to a transition between the predetermined number of voltage states. Is.
- the communication system includes a transmission device and a reception device.
- the transmission device includes a driver unit and a control unit.
- the driver unit is configured to be able to set a voltage in each voltage state by transmitting a data signal using a predetermined number of voltage states of 3 or more.
- the control unit causes the driver unit to perform emphasis by setting an emphasis voltage corresponding to a transition between a predetermined number of voltage states.
- a data signal is transmitted using a predetermined number of voltage states of three or more.
- the voltage in each voltage state is configured to be settable.
- emphasis is performed by setting an emphasis voltage corresponding to a transition between a predetermined number of voltage states.
- the emphasis is performed by setting the emphasis voltage according to the transition between the predetermined number of voltage states. Can be increased.
- the effect described here is not necessarily limited, and there may be any effect described in the present disclosure.
- FIG. 1 is a block diagram illustrating a configuration example of a communication system according to an embodiment of the present disclosure. It is explanatory drawing showing the voltage state of the signal which the communication system shown in FIG. 1 transmits / receives. It is another explanatory drawing showing the voltage state of the signal which the communication system shown in Drawing 1 transmits and receives. It is explanatory drawing showing the transition of the symbol which the communication system shown in FIG. 1 transmits / receives.
- FIG. 2 is a block diagram illustrating a configuration example of a transmission unit illustrated in FIG. 1.
- 6 is a table illustrating an operation example of a transmission symbol generation unit illustrated in FIG. 5.
- FIG. 6 is a block diagram illustrating a configuration example of an output unit illustrated in FIG. 5.
- FIG. 1 is a block diagram illustrating a configuration example of a communication system according to an embodiment of the present disclosure. It is explanatory drawing showing the voltage state of the signal which the communication system shown in FIG. 1 transmits / receives. It is another explanatory drawing
- FIG. 8 is a block diagram illustrating a configuration example of a driver unit illustrated in FIG. 7.
- 8 is a table illustrating an operation example of the emphasis control unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating an operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an ex
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 8 is an explanatory diagram illustrating another operation example of the driver unit illustrated in FIG. 7.
- FIG. 2 is a block diagram illustrating a configuration example of a receiving unit illustrated in FIG. 1.
- FIG. 14 is an explanatory diagram illustrating an example of a reception operation of the reception unit illustrated in FIG. 13.
- FIG. 8 is a timing waveform diagram illustrating an operation example of the transmission unit illustrated in FIG. 7.
- FIG. 8 is a timing waveform diagram illustrating another operation example of the transmission section illustrated in FIG. 7.
- FIG. 8 is a timing waveform diagram illustrating another operation example of the transmission section illustrated in FIG. 7.
- FIG. 8 is a timing waveform diagram illustrating another operation example of the transmission section illustrated in FIG. 7.
- FIG. 2 is a timing waveform diagram illustrating an operation example of the communication system illustrated in FIG. 1.
- FIG. 6 is a timing waveform diagram illustrating another operation example of the communication system illustrated in FIG. 1.
- FIG. 6 is a timing waveform diagram illustrating another operation example of the communication system illustrated in FIG. 1.
- FIG. 6 is a timing waveform diagram illustrating another operation example of the communication system illustrated in FIG. 1.
- FIG. 6 is a timing waveform diagram illustrating another operation example of the communication system illustrated in FIG. 1. It is an eye diagram showing an example of a signal when there is no transmission path when performing a de-emphasis operation. It is an eye diagram showing an example of a signal after passing through a transmission line when performing a de-emphasis operation.
- FIG. 21 is a block diagram illustrating a configuration example of an output unit illustrated in FIG. 20. It is explanatory drawing showing the voltage state of the signal which the communication system which concerns on another modification transmits / receives. It is explanatory drawing showing the voltage state of the signal which the communication system which concerns on another modification transmits / receives. 1 is a perspective view illustrating an external configuration of a smartphone to which a communication system according to an embodiment is applied. It is a block diagram showing the example of 1 structure of the application processor to which the communication system which concerns on one Embodiment was applied. 1 is a block diagram illustrating a configuration example of an image sensor to which a communication system according to an embodiment is applied. 1 is a block diagram illustrating a configuration example of a vehicle control system to which a communication system according to an embodiment is applied.
- FIG. 1 illustrates a configuration example of a communication system (communication system 1) according to an embodiment.
- the communication system 1 is intended to improve communication performance by de-emphasis.
- the communication system 1 includes a transmission device 10, a transmission line 100, and a reception device 30.
- the transmitter 10 has three output terminals ToutA, ToutB, and ToutC
- the transmission line 100 has lines 110A, 110B, and 110C
- the receiver 30 has three input terminals TinA, TinB, and TinC. ing.
- the output terminal ToutA of the transmission device 10 and the input terminal TinA of the reception device 30 are connected to each other via a line 110A
- the output terminal ToutB of the transmission device 10 and the input terminal TinB of the reception device 30 are connected via a line 110B.
- the output terminal ToutC of the transmission device 10 and the input terminal TinC of the reception device 30 are connected to each other via a line 110C.
- the characteristic impedance of the lines 110A to 110C is about 50 [ ⁇ ] in this example.
- the transmitter 10 outputs a signal SIGA from the output terminal ToutA, outputs a signal SIGB from the output terminal ToutB, and outputs a signal SIGC from the output terminal ToutC.
- the receiving device 30 receives the signal SIGA via the input terminal TinA, receives the signal SIGB via the input terminal TinB, and receives the signal SIGC via the input terminal TinC.
- the signals SIGA, SIGB, SIGC can take three voltage states SH, SM, SL, respectively.
- FIG. 2 shows three voltage states SH, SM, and SL.
- the voltage state SH is a state corresponding to three high-level voltages VH (VH0, VH1, VH2). Among the high level voltages VH0, VH1, and VH2, the high level voltage VH0 is the lowest voltage, and the high level voltage VH2 is the highest voltage.
- the voltage state SM is a state corresponding to three medium level voltages VM (VM0, VM1plus, VM1minus). Among the intermediate level voltages VM0, VM1plus, and VM1minus, the intermediate level voltage VM1minus is the lowest voltage, and the intermediate level voltage VM1plus is the highest voltage.
- the voltage state SL is a state corresponding to three low level voltages VL (VL0, VL1, VL2). Of the low level voltages VL0, VL1, and VL2, the low level voltage VL0 is the highest voltage, and the low level voltage VL2 is the lowest voltage.
- the high level voltage VH2 is a high level voltage when no de-emphasis is applied
- the medium level voltage VM0 is a medium level voltage when no de-emphasis is applied
- the low level voltage VL2 is a case where no de-emphasis is applied.
- the low level voltage is a case where no de-emphasis is applied.
- FIG. 3 shows voltage states of the signals SIGA, SIGB, and SIGC.
- the transmission apparatus 10 transmits six symbols “+ x”, “ ⁇ x”, “+ y”, “ ⁇ y”, “+ z”, and “ ⁇ z” using three signals SIGA, SIGB, and SIGC. For example, when transmitting the symbol “+ x”, the transmitter 10 sets the signal SIGA to the voltage state SH, the signal SIGB to the voltage state SL, and the signal SIGC to the voltage state SM. When transmitting the symbol “ ⁇ x”, the transmitting apparatus 10 sets the signal SIGA to the voltage state SL, the signal SIGB to the voltage state SH, and the signal SIGC to the voltage state SM.
- transmitting apparatus 10 When transmitting the symbol “+ y”, transmitting apparatus 10 sets signal SIGA to voltage state SM, signal SIGB to voltage state SH, and signal SIGC to voltage state SL.
- transmitting apparatus 10 sets signal SIGA to voltage state SM, signal SIGB to voltage state SL, and signal SIGC to voltage state SH.
- transmitting the symbol “+ z” the transmitter 10 sets the signal SIGA to the voltage state SL, the signal SIGB to the voltage state SM, and the signal SIGC to the voltage state SH.
- transmitting apparatus 10 sets the signal SIGA to the voltage state SH, the signal SIGB to the voltage state SM, and the signal SIGC to the voltage state SL.
- the transmission path 100 transmits a symbol sequence using such signals SIGA, SIGB, and SIGC. That is, the three lines 110A, 110B, and 110C function as one lane that conveys a sequence of symbols.
- the transmission device 10 includes a clock generation unit 11, a processing unit 12, and a transmission unit 20.
- the clock generation unit 11 generates a clock signal TxCK.
- the frequency of the clock signal TxCK is, for example, 2.5 [GHz].
- the present invention is not limited to this.
- the frequency of the clock signal TxCK can be set to 1.25 [GHz].
- the clock generation unit 11 is configured using, for example, a PLL (Phase Locked Loop), and generates a clock signal TxCK based on, for example, a reference clock (not shown) supplied from the outside of the transmission device 10.
- the clock generation unit 11 supplies the clock signal TxCK to the processing unit 12 and the transmission unit 20.
- the processing unit 12 generates transition signals TxF0 to TxF6, TxR0 to TxR6, TxP0 to TxP6 by performing predetermined processing.
- a set of transition signals TxF0, TxR0, and TxP0 indicate symbol transitions in a sequence of symbols transmitted by the transmission apparatus 10.
- a set of transition signals TxF1, TxR1, and TxP1 indicate symbol transitions
- a set of transition signals TxF2, TxR2, and TxP2 indicate symbol transitions
- a set of transition signals TxF3, TxR3, and TxP3 indicate symbol transitions.
- a transition is indicated, a set of transition signals TxF4, TxR4, TxP4 indicates a symbol transition, a set of transition signals TxF5, TxR5, TxP5 indicates a symbol transition, and a set of transition signals TxF6, TxR6, TxP6 is a symbol It shows the transition. That is, the processing unit 12 generates seven sets of transition signals.
- transition signals TxF, TxR, and TxP are used as appropriate to represent any one of the seven sets of transition signals.
- FIG. 4 shows the relationship between the transition signals TxF, TxR, TxP and symbol transitions.
- the three-digit numerical value attached to each transition indicates the values of the transition signals TxF, TxR, and TxP in this order.
- the transition signal TxF (Flip) causes a symbol to transition between “+ x” and “ ⁇ x”, a symbol to transition between “+ y” and “ ⁇ y”, and “+ z” and “ ⁇ z”.
- the symbol is transitioned between. Specifically, when the transition signal TxF is “1”, the transition is performed so as to change the polarity of the symbol (for example, from “+ x” to “ ⁇ x”), and the transition signal TxF is “0”. In such a case, such a transition is not performed.
- the transition signals TxR (Rotation) and TxP (Polarity) are between “+ x” and other than “ ⁇ x” and between “+ y” and other than “ ⁇ y” when the transition signal TxF is “0”. , Symbol transition between “+ z” and other than “ ⁇ z”. Specifically, when the transition signals TxR and TxP are “1” and “0”, the transition is made clockwise (for example, from “+ x” to “+ y”) in FIG. 4 while maintaining the polarity of the symbol. When the transition signals TxR and TxP are “1” and “1”, the polarity of the symbol is changed and the transition is made clockwise (for example, from “+ x” to “ ⁇ y”) in FIG.
- transition signals TxR and TxP are “0” and “0”, transition is made counterclockwise in FIG. 4 while maintaining the polarity of the symbol (for example, from “+ x” to “+ z”).
- the signals TxR and TxP are “0” and “1”, the polarity of the symbol is changed, and the signal transitions counterclockwise in FIG. 4 (for example, from “+ x” to “ ⁇ z”).
- the processing unit 12 generates seven sets of such transition signals TxF, TxR, and TxP. Then, the processing unit 12 supplies the seven sets of transition signals TxF, TxR, TxP (transition signals TxF0 to TxF6, TxR0 to TxR6, TxP0 to TxP6) to the transmission unit 20.
- the transmission unit 20 generates signals SIGA, SIGB, and SIGC based on the transition signals TxF0 to TxF6, TxR0 to TxR6, and TxP0 to TxP6.
- FIG. 5 illustrates a configuration example of the transmission unit 20.
- the transmission unit 20 includes serializers 21F, 21R, and 21P, a transmission symbol generation unit 22, and an output unit 26.
- the serializer 21F serializes the transition signals TxF0 to TxF6 in this order based on the transition signals TxF0 to TxF6 and the clock signal TxCK to generate the transition signal TxF9.
- the serializer 21R serializes the transition signals TxR0 to TxR6 in this order based on the transition signals TxR0 to TxR6 and the clock signal TxCK to generate the transition signal TxR9.
- the serializer 21P serializes the transition signals TxP0 to TxP6 in this order based on the transition signals TxP0 to TxP6 and the clock signal TxCK to generate the transition signal TxP9.
- the transmission symbol generator 22 generates symbol signals Tx1, Tx2, Tx3 and symbol signals D1, D2, D3 based on the transition signals TxF9, TxR9, TxP9 and the clock signal TxCK.
- the transmission symbol generation unit 22 includes a signal generation unit 23 and a flip-flop 24.
- the signal generator 23 generates symbol signals Tx1, Tx2, Tx3 related to the current symbol NS based on the transition signals TxF9, TxR9, TxP9 and the symbol signals D1, D2, D3. Specifically, the signal generation unit 23, as shown in FIG. 3, based on the symbol (the previous symbol DS) indicated by the symbol signals D1, D2, and D3 and the transition signals TxF9, TxR9, and TxP9. The current symbol NS is obtained and output as symbol signals Tx1, Tx2, Tx3.
- the flip-flop 24 samples the symbol signals Tx1, Tx2, and Tx3 based on the clock signal TxCK, and outputs the sampling results as symbol signals D1, D2, and D3, respectively.
- FIG. 6 illustrates an operation example of the transmission symbol generation unit 22.
- FIG. 6 shows a symbol NS generated based on the symbol DS indicated by the symbol signals D1, D2 and D3 and the transition signals TxF9, TxR9 and TxP9.
- a case where the symbol DS is “+ x” will be described as an example.
- the transition signals TxF9, TxR9, and TxP9 are “000”, the symbol NS is “+ z”, and when the transition signals TxF9, TxR9, and TxP9 are “001”, the symbol NS is “ ⁇ z”.
- the transition signals TxF9, TxR9, and TxP9 are “010”, the symbol NS is “+ y”.
- the symbol NS is “ ⁇ x”.
- “x” indicates that either “1” or “0” may be used.
- the symbol DS is “ ⁇ x”, “+ y”, “ ⁇ y”, “+ z”, and “ ⁇ z”.
- the output unit 26 generates signals SIGA, SIGB, SIGC based on the symbol signals Tx1, Tx2, Tx3, the symbol signals D1, D2, D3, and the clock signal TxCK.
- FIG. 7 shows a configuration example of the output unit 26.
- the output unit 26 includes a driver control unit 27N, a driver control unit 27D, emphasis control units 28A, 28B, and 28C, and driver units 29A, 29B, and 29C.
- the driver control unit 27N generates signals MAINAN, SUBAN, MAINBN, SUBBN, MAINCN, and SUBCN based on the symbol signals Tx1, Tx2, and Tx3 related to the current symbol NS and the clock signal TxCK. Specifically, the driver control unit 27N obtains the voltage states of the signals SIGA, SIGB, and SIGC as shown in FIG. 3 based on the current symbol NS indicated by the symbol signals Tx1, Tx2, and Tx3.
- the driver control unit 27N sets the signals MAINAN and SUBAN to “1” and “0”, respectively, and when the signal SIGA is set to the voltage state SL, When MAINAN and SUBAN are set to “0” and “1”, respectively, and the signal SIGA is set to the voltage state SM, both the signals MAINAN and SUBAN are set to “1” or “0”. The same applies to the signals MAINBN and SUBBN and the signals MAINCN and SUBCN. Then, the driver control unit 27N supplies signals MAINAN and SUBAN to the emphasis control unit 28A, supplies signals MAINBN and SUBBN to the emphasis control unit 28B, and supplies signals MAINCN and SUBCN to the emphasis control unit 28C. Yes.
- the driver control unit 27D generates signals MAINAD, SUBAD, MAINBD, SUBBD, MAINCD, and SUBCD based on the symbol signals D1, D2, and D3 related to the immediately preceding symbol DS and the clock signal TxCK.
- the driver control unit 27D has the same circuit configuration as the driver control unit 27N. Then, the driver control unit 27D supplies signals MAINAD and SUBAD to the emphasis control unit 28A, supplies signals MAINBD and SUBBD to the emphasis control unit 28B, and supplies signals MAINCD and SUBCD to the emphasis control unit 28C. Yes.
- the emphasis control unit 28A generates eight signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 based on the signals MAINAN and SUBAN and the signals MAINAD and SUBAD.
- the driver unit 69A generates a signal SIGA based on the eight signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1.
- the emphasis control unit 28B generates eight signals UPBA0, UPBB0, UPBA1, UPBB1, DNBA0, DNBB0, DNBA1, and DNBB1 based on the signals MAINBN and SUBBN and the signals MAINBD and SUBBD.
- the driver unit 69A generates a signal SIGB based on the eight signals UPBA0, UPBB0, UPBA1, UPBB1, DNBA0, DNBB0, DNBA1, and DNBB1.
- the emphasis control unit 28C generates eight signals UPCA0, UPCB0, UPCA1, UPCB1, DNCA0, DNCB0, DNCA1, and DNCB1 based on the signals MAINCN and SUBCN and the signals MAINCD and SUBCD.
- the driver unit 69A generates a signal SIGC based on the eight signals UPCA0, UPCB0, UPCA1, UPCB1, DNCA0, DNCB0, DNCA1, DNCB1.
- FIG. 8 illustrates a configuration example of the driver unit 29A.
- Driver unit 29A includes a M-number of circuits UA0 (circuits UA0 1 ⁇ UA0 M), and N circuits UB0 (circuits UB0 1 ⁇ UB0 N), M number of circuit UA1 and (circuits UA1 1 ⁇ UA1 M), N circuits UB1 (circuits UB1 1 to UB1 N ), M circuits DA0 (circuits DA0 1 to DA0 M ), N circuits DB0 (circuits DB0 1 to DB0 N ), and M circuits DA1 (Circuits DA1 1 to DA1 M ) and N circuits DB1 (circuits DB1 1 to DB1 N ).
- M is a number larger than “N”.
- the present invention is not limited to this. Instead, for example, “M” may be a number smaller than
- Each of the circuits UA0 1 ⁇ UA0 M, UB0 1 ⁇ UB0 N, UA1 1 ⁇ UA1 M, UB1 1 ⁇ UB1 N has a transistor 91, a resistance element 92.
- the transistor 91 is an N-channel MOS (Metal Oxide Semiconductor) FET (Field Effect Transistor).
- the gate of the transistor 91 is the signal UPAA0 is supplied, the voltage V1 is supplied to the drain and the source is connected to one end of the resistance element 92.
- the signal UPAB0 is supplied to the gate of the transistor 91, the voltage V1 is supplied to the drain, and the source is connected to one end of the resistance element 92.
- the signal UPAA1 is supplied to the gate of the transistor 91, the voltage V1 is supplied to the drain, and the source is connected to one end of the resistance element 92.
- the signal UPAB1 is supplied to the gate of the transistor 91, the voltage V1 is supplied to the drain, and the source is connected to one end of the resistance element 92.
- one end of the resistance element 92 is connected to the source of the transistor 91 and the other end connected to an output terminal ToutA Has been.
- the sum of the resistance value in the ON state of the transistor 91 and the resistance value of the resistance element 92 is “50 ⁇ (2 ⁇ M + 2 ⁇ N)” [ ⁇ ].
- Each of the circuits DA0 1 to DA0 M , DB0 1 to DB0 N , DA1 1 to DA1 M , DB1 1 to DB1 N has a resistance element 93 and a transistor 94.
- the transistor 94 is an N-channel MOS type FET.
- the signal DNAA0 is supplied to the gate of the transistor 94, the drain is connected to the other end of the resistance element 93, and the source is grounded.
- the signal DNAB0 is supplied to the gate of the transistor 94, the drain is connected to the other end of the resistance element 93, and the source is grounded.
- the gate of the transistor 94 is the signal DNAA1 is supplied, a drain connected to the other end of the resistor element 93, and the source is grounded.
- the signal DNAB1 is supplied to the gate of the transistor 94, the drain is connected to the other end of the resistance element 93, and the source is grounded.
- the sum of the resistance value of the resistance element 93 and the resistance value in the ON state of the transistor 94 is “50 ⁇ (2 ⁇ M + 2 ⁇ N)” [ ⁇ ] in this example.
- FIG. 9 illustrates an operation example of the emphasis control unit 28A.
- FIGS. 10A to 10C show an operation example of the driver unit 29A when the signal SIGA is set to the voltage state SH
- FIGS. FIGS. 12A to 12C show an operation example
- FIG. 12A to 12C show an operation example of the driver unit 29A when the signal SIGA is set to the voltage state SL.
- a circuit indicated by a solid line indicates a circuit in which the transistor 94 is turned on
- a circuit indicated by a broken line indicates a circuit in which the transistor 94 is turned off.
- the emphasis control unit 28A and the driver unit 29A will be described as an example, but the same applies to the emphasis control unit 28B and the driver unit 29B, and the same applies to the emphasis control unit 28C and the driver unit 29C.
- the emphasis control unit 28A sets the voltage of the signal SIGA to three medium levels as shown in FIGS. 11A to 11C.
- the voltage is set to any one of VM0, VM1plus, and VM1minus.
- the emphasis control unit 28A for example, as shown in FIG. 9, has the signals MAINAD and SUBAD related to the previous symbol DS of “0” and “0”, and relates to the current symbol NS.
- the signals MAINAN and SUBAN are “0” and “0”
- the signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 are set to “11001100”.
- the driver unit 29A as shown in FIG.
- the transistors 91 in the circuits UA0 1 to UA0 M and UB0 1 to UB0 N are turned on, and the circuits DA0 1 to DA0 M and DB0 1 to DB0 N
- the transistor 94 is turned on.
- the voltage of the signal SIGA becomes the middle level voltage VM0
- the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the signals MAINAD and SUBAD related to the previous symbol DS are “1” and “1”
- the signals MAINAN and SUBAN related to the current symbol NS are “0” and “0”.
- the emphasis control unit 28A has the signals MAINAD and SUBAD related to the previous symbol DS being “0” and “1”, and the signals MAINAN and SUBAN related to the current symbol NS are “0” and “0”. "", The signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, DNAB1 are set to "11011000".
- the driver unit 29A as shown in FIG. 11A, the transistor 91 is turned on in the circuit UA0 1 ⁇ UA0 M, UB0 1 ⁇ UB0 N, UB1 1 ⁇ UB1 N, circuits DA0 1 ⁇ DA0 M The transistor 94 is turned on.
- the voltage of the signal SIGA becomes the medium level voltage VM1plus, and the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the signals MAINAD and SUBAD related to the immediately preceding symbol DS are “0” and “1”
- the signals MAINAN and SUBAN related to the current symbol NS are “1” and “1”.
- the emphasis control unit 28A has the signals MAINAD and SUBAD related to the previous symbol DS being “1” and “0”, and the signals MAINAN and SUBAN related to the current symbol NS are “0” and “0”. ", The signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 are set to" 10001101 ".
- the driver unit 29A as shown in FIG. 11C, the transistors 91 in the circuits UA0 1 to UA0 M are turned on, and the circuits DA0 1 to DA0 M , DB0 1 to DB0 N , DB1 1 to DB1 N The transistor 94 is turned on.
- the voltage of the signal SIGA becomes the middle level voltage VM1minus, and the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the signals MAINAD and SUBAD related to the previous symbol DS are “1” and “0”
- the signals MAINAN and SUBAN related to the current symbol NS are “1” and “1”.
- the emphasis control unit 28A reduces the voltage of the signal SIGA to three low values as shown in FIGS. 12A to 12C.
- the level voltage is set to any one of VL0, VL1, and VL2.
- the emphasis control unit 28A has the signals MAINAD and SUBAD related to the previous symbol DS “1” and “0”, and the signals MAINAN and SUBAN related to the current symbol NS are “0”. , “1”, the signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 are set to “00001111”.
- the transistors 94 in the circuits DA0 1 to DA0 M , DB0 1 to DB0 N , DA1 1 to DA1 M , DB1 1 to DB1 N are turned on.
- the voltage of the signal SIGA becomes the low level voltage VL2
- the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the emphasis control unit 28A has the signals MAINAD and SUBAD related to the previous symbol DS “0” and “0”, and the signals MAINAN and SUBAN related to the current symbol NS are “0” and “1”. ", The signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 are set to" 01001110 ". Accordingly, in the driver unit 29A, as shown in FIG. 12B, the transistors 91 in the circuits UB0 1 to UB0 N are turned on, and the circuits DA0 1 to DA0 M , DB0 1 to DB0 N , DA1 1 to DA1 M The transistor 94 is turned on.
- the voltage of the signal SIGA becomes the low level voltage VL1
- the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the signals MAINAD and SUBAD related to the previous symbol DS are “1” and “1”
- the signals MAINAN and SUBAN related to the current symbol NS are “0” and “1”.
- the emphasis control unit 28A has the signals MAINAD and SUBAD related to the previous symbol DS of “0” and “1”, and the signals MAINAN and SUBAN related to the current symbol NS are “0” and “1”. ", The signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 are set to" 01011010 ".
- the driver unit 29A as shown in FIG. 12B, the transistor 91 is turned on in the circuit UB0 1 ⁇ UB0 N, UB1 1 ⁇ UB1 N, circuits DA0 1 ⁇ DA0 M, DA1 1 ⁇ DA1 M The transistor 94 is turned on. As a result, the voltage of the signal SIGA becomes the low level voltage VL0, and the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the emphasis control unit 28A increases the voltage of the signal SIGA to three high levels as shown in FIGS. 10A to 10C.
- the level voltage is set to any one of VH0, VH1, and VH2.
- the emphasis control unit 28A has the signals MAINAD and SUBAD related to the previous symbol DS being “0” and “1”, and the signals MAINAN and SUBAN related to the current symbol NS are “1”. , “0”, the signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 are set to “11110000”.
- the driver unit 29A as shown in FIG. 10A, the transistor 91 is turned on in the circuit UA0 1 ⁇ UA0 M, UB0 1 ⁇ UB0 N, UA1 1 ⁇ UA1 M, UB1 1 ⁇ UB1 N.
- the voltage of the signal SIGA becomes the high level voltage VH2
- the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the emphasis control unit 28A has the signals MAINAD and SUBAD related to the previous symbol DS being “0” and “0”, and the signals MAINAN and SUBAN related to the current symbol NS are “1” and “0”. ", The signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, DNAB1 are set to" 10110001 ".
- the driver unit 29A as shown in FIG. 10B, the transistor 91 is turned on in the circuit UA0 1 ⁇ UA0 M, UA1 1 ⁇ UA1 M, UB1 1 ⁇ UB1 N, circuits DB1 1 ⁇ DB1 N
- the transistor 94 is turned on.
- the voltage of the signal SIGA becomes the high level voltage VH1
- the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the signals MAINAD and SUBAD related to the previous symbol DS are “1” and “1”
- the signals MAINAN and SUBAN related to the current symbol NS are “1” and “0”.
- the emphasis control unit 28A has the signals MAINAD and SUBAD related to the previous symbol DS being “1” and “0”, and the signals MAINAN and SUBAN related to the current symbol NS are “1” and “0”. ", The signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 are set to" 10100101 ".
- the driver unit 29A as shown in FIG. 10C, the transistor 91 is turned on in the circuit UA0 1 ⁇ UA0 M, UA1 1 ⁇ UA1 M, circuits DB0 1 ⁇ DB0 N, DB1 1 ⁇ DB1 N The transistor 94 is turned on. As a result, the voltage of the signal SIGA becomes the high level voltage VH0, and the output termination resistance (output impedance) of the driver unit 29A becomes about 50 [ ⁇ ].
- the output unit 26 sets the voltage state at the output terminals ToutA, ToutB, and ToutC based on the current symbol NS, and also sets each voltage based on the current symbol NS and the previous symbol DS. Sets the voltage level in the state.
- the transmission device 10 operates like a so-called 2-tap FIR (Finite Impulse Response) filter and performs a de-emphasis operation. Thereby, in the communication system 1, communication performance can be improved.
- 2-tap FIR Finite Impulse Response
- the reception device 30 includes a reception unit 40 and a processing unit 32.
- the receiving unit 40 receives the signals SIGA, SIGB, SIGC, and generates transition signals RxF, RxR, RxP and a clock signal RxCK based on the signals SIGA, SIGB, SIGC.
- FIG. 13 shows a configuration example of the receiving unit 40.
- the reception unit 40 includes resistance elements 41A, 41B, and 41C, switches 42A, 42B, and 42C, amplifiers 43A, 43B, and 43C, a clock generation unit 44, flip-flops 45 and 46, and a signal generation unit 47. is doing.
- the resistance elements 41A, 41B, and 41C function as termination resistors of the communication system 1, and the resistance value is about 50 [ ⁇ ] in this example.
- One end of the resistance element 41A is connected to the input terminal TinA and the signal SIGA is supplied, and the other end is connected to one end of the switch 42A.
- One end of the resistance element 41B is connected to the input terminal TinB and the signal SIGB is supplied, and the other end is connected to one end of the switch 42B.
- One end of the resistance element 41C is connected to the input terminal TinC and the signal SIGC is supplied, and the other end is connected to one end of the switch 42C.
- One end of the switch 42A is connected to the other end of the resistance element 41A, and the other end is connected to the other ends of the switches 42B and 42C.
- One end of the switch 42B is connected to the other end of the resistance element 41B, and the other end is connected to the other ends of the switches 42A and 42C.
- One end of the switch 42C is connected to the other end of the resistance element 41C, and the other end is connected to the other ends of the switches 42A and 42B.
- the switches 42A, 42B, and 42C are set to an on state, and the resistance elements 41A to 41C function as termination resistors.
- the positive input terminal of the amplifier 43A is connected to the negative input terminal of the amplifier 43C and one end of the resistance element 41A and the signal SIGA is supplied, and the negative input terminal is connected to the positive input terminal of the amplifier 43B and one end of the resistance element 41B.
- a signal SIGB is supplied.
- the positive input terminal of the amplifier 43B is connected to the negative input terminal of the amplifier 43A and one end of the resistance element 41B and the signal SIGB is supplied, and the negative input terminal is connected to the positive input terminal of the amplifier 43C and one end of the resistance element 41C.
- a signal SIGC is supplied.
- the positive input terminal of the amplifier 43C is connected to the negative input terminal of the amplifier 43B and one end of the resistor element 41C and is supplied with the signal SIGC, and the negative input terminal is connected to the positive input terminal of the amplifier 43A and the resistor element 41A. At the same time, the signal SIGA is supplied.
- the amplifier 43A outputs a signal corresponding to the difference AB (SIGA ⁇ SIGB) between the signal SIGA and the signal SIGB, and the amplifier 43B corresponds to the difference BC (SIGB ⁇ SIGC) between the signal SIGB and the signal SIGC.
- the amplifier 43C outputs a signal corresponding to the difference CA (SIGC-SIGA) between the signal SIGC and the signal SIGA.
- FIG. 14 illustrates an operation example of the amplifiers 43A, 43B, and 43C when the receiving unit 40 receives the symbol “+ x”.
- the switches 42A, 42B, and 42C are not shown because they are in the on state.
- the voltage state of the signal SIGA is the voltage state SH
- the voltage state of the signal SIGB is the voltage state SL
- the voltage state of the signal SIGC is the voltage state SM.
- the current Iin flows in the order of the input terminal TinA, the resistance element 41A, the resistance element 41B, and the input terminal TinB.
- the difference AB becomes positive (AB> 0).
- the amplifier 32A outputs “1”.
- the voltage corresponding to the voltage state SL is supplied to the positive input terminal of the amplifier 43B, and the voltage corresponding to the voltage state SM is supplied to the negative input terminal, so that the difference BC becomes negative (BC ⁇ 0).
- the amplifier 43B outputs “0”.
- the voltage corresponding to the voltage state SM is supplied to the positive input terminal of the amplifier 43C, and the voltage corresponding to the voltage state SH is supplied to the negative input terminal, so that the difference CA is negative (CA ⁇ 0).
- the amplifier 43C outputs “0”.
- the clock generator 44 generates a clock signal RxCK based on the output signals of the amplifiers 43A, 43B, and 43C.
- the flip-flop 45 delays the output signals of the amplifiers 43A, 43B, and 43C by one clock of the clock signal RxCK and outputs the delayed signals.
- the flip-flop 46 delays the three output signals of the flip-flop 45 by one clock of the clock signal RxCK and outputs each of them.
- the signal generator 47 generates transition signals RxF, RxR, RxP based on the output signals of the flip-flops 45, 46 and the clock signal RxCK. These transition signals RxF, RxR, and RxP correspond to the transition signals TxF9, TxR9, and TxP9 (FIG. 5) in the transmission apparatus 10, respectively, and represent symbol transitions.
- the signal generator 47 identifies symbol transitions (FIG. 4) based on the symbols indicated by the output signal of the flip-flop 45 and the symbols indicated by the output signal of the flip-flop 46, and generates the transition signals RxF, RxR, RxP. It is supposed to be.
- the processing unit 32 (FIG. 1) performs predetermined processing based on the transition signals RxF, RxR, RxP and the clock signal RxCK.
- driver units 29A, 29B, and 29C correspond to a specific example of “driver unit” in the present disclosure.
- the signals SIGA, SIGB, and SIGC correspond to a specific example of “data signal” in the present disclosure.
- driver control units 27N and 27D and the emphasis control units 28A, 28B, and 28C correspond to a specific example of “control unit” in the present disclosure.
- the transmission symbol generation unit 22 corresponds to a specific example of “signal generation unit” in the present disclosure.
- Each of the circuits UA0 1 ⁇ UA0 M, UB0 1 ⁇ UB0 N, UA1 1 ⁇ UA1 M, UB1 1 ⁇ UB1 N corresponds to a specific example of a "first sub-circuit" in the present disclosure.
- Each of the circuits DA0 1 to DA0 M , DB0 1 to DB0 N , DA1 1 to DA1 M , DB1 1 to DB1 N corresponds to a specific example of “second sub-circuit” in the present disclosure.
- the clock generation unit 11 of the transmission device 10 generates a clock signal TxCK.
- the processing unit 12 generates transition signals TxF0 to TxF6, TxR0 to TxR6, TxP0 to TxP6 by performing predetermined processing.
- the serializer 21F generates the transition signal TxF9 based on the transition signals TxF0 to TxF6 and the clock signal TxCK, and the serializer 21R generates the transition signal based on the transition signals TxR0 to TxR6 and the clock signal TxCK.
- TxR9 is generated, and the serializer 21P generates the transition signal TxP9 based on the transition signals TxP0 to TxP6 and the clock signal TxCK.
- the transmission symbol generator 22 Based on the transition signals TxF9, TxR9, TxP9 and the clock signal TxCK, the transmission symbol generator 22 generates symbol signals Tx1, Tx2, Tx3 related to the current symbol NS and symbol signals D1, D2 related to the previous symbol DS. , D3.
- the driver control unit 27N In the output unit 26 (FIG. 7), the driver control unit 27N generates signals MAINAN, SUBAN, MAINBN, SUBBN, MAINCN, SUBCN based on the symbol signals Tx1, Tx2, Tx3 and the clock signal TxCK related to the current symbol NS. Generate.
- the driver control unit 27D generates signals MAINAD, SUBAD, MAINBD, SUBBD, MAINCD, and SUBCD based on the symbol signals D1, D2, and D3 related to the immediately preceding symbol DS and the clock signal TxCK.
- the emphasis control unit 28A generates signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1 based on the signals MAINAN, SUBAN, MAINAD, and SUBAD.
- the emphasis control unit 28B generates signals UPBA0, UPBB0, UPBA1, UPBB1, DNBA0, DNBB0, DNBA1, and DNBB1 based on the signals MAINBN, SUBBN, MAINBD, and SUBBD.
- the emphasis control unit 28B generates signals UPCA0, UPCB0, UPCA1, UPCB1, DNCA0, DNCB0, DNCA1, DNCB1 based on the signals MAINCN, SUBCN, MAINCD, SUBCD.
- the driver unit 29A generates a signal SIGA based on the signals UPAA0, UPAB0, UPAA1, UPAB1, DNAA0, DNAB0, DNAA1, and DNAB1.
- the driver unit 29B generates the signal SIGB based on the signals UPBA0, UPBB0, UPBA1, UPBB1, DNBA0, DNBB0, DNBA1, and DNBB1.
- the driver unit 29C generates a signal SIGC based on the signals UPCA0, UPCB0, UPCA1, UPCB1, DNCA0, DNCB0, DNCA1, DNCB1.
- receiving unit 40 receives signals SIGA, SIGB, and SIGC, and generates transition signals RxF, RxR, RxP and clock signal RxCK based on signals SIGA, SIGB, and SIGC. .
- the processing unit 32 performs predetermined processing based on the transition signals RxF, RxR, RxP and the clock signal RxCK.
- the output unit 26 sets voltage states at the output terminals ToutA, ToutB, and ToutC based on the current symbol NS, and sets each voltage based on the current symbol NS and the previous symbol DS. Sets the voltage level in the state.
- FIG. 15A shows the voltage change of the signal SIGA when the voltage state of the signal SIGA transits from the voltage state SH to another voltage state. The same applies to the signals SIGB and SIGC.
- 1 UI Unit Interval
- ⁇ V is a difference between the high level voltage VH0 and the intermediate level voltage VM0, and similarly, is a difference between the intermediate level voltage VM0 and the low level voltage VL0.
- the high level voltage VH0, the medium level voltage VM0, and the low level voltage VL0 are voltages that serve as a reference for the de-emphasis operation.
- the voltage of the signal SIGA changes from one of the three high level voltages VH (VH0, VH1, VH2) to the middle level voltage VM1minus.
- VH the voltage state in the preceding symbol DS
- the signals MAINAD and SUBAD are “1” and “0”
- the voltage state in the current symbol NS is Since the voltage state is SM, the signals MAINAN and SUBAN are, for example, “0” and “0”. Therefore, as illustrated in FIG. 9, the driver unit 29A sets the voltage of the signal SIGA to the medium level voltage VM1minus based on the signal supplied from the emphasis control unit 28A.
- the emphasis control unit 28A lowers the voltage after the transition of the signal SIGA by one step from the reference intermediate level voltage VM0. Set to medium level voltage VM1minus.
- the driver unit 29A sets the voltage of the signal SIGA to the low level voltage VL2 based on the signal supplied from the emphasis control unit 28A. That is, in this case, since the transition amount of the signal SIGA is about ( ⁇ 2 ⁇ V), the emphasis control unit 28A lowers the voltage after the transition of the signal SIGA by two steps from the reference low level voltage VL0. Set to low level voltage VL2.
- the voltage of the signal SIGA changes from one of the three high level voltages VH (VH0, VH1, VH2) to the high level voltage VH0. .
- the signals MAINAD and SUBAD are “1” and “0”
- the voltage state in the current symbol NS is Since it is in the voltage state SH, the signals MAINAN and SUBAN are “1” and “0”. Therefore, as shown in FIG. 9, the driver unit 29A sets the voltage of the signal SIGA to the high level voltage VH0 based on the signal supplied from the emphasis control unit 28A.
- the voltage of the signal SIGA is set to the high level voltage VH0 in the second and subsequent unit intervals. . That is, the high level voltage VH0 is a de-emphasized voltage.
- FIG. 15B shows the voltage change of the signal SIGA when the voltage state of the signal SIGA transits from the voltage state SM to another voltage state.
- the voltage of the signal SIGA changes from one of the three medium level voltages VM (VM0, VM1plus, VM1minus) to the high level voltage VH1.
- the signals MAINAD and SUBAD are, for example, “0” and “0”
- the voltage state in the current symbol NS. Is in the voltage state SH the signals MAINAN and SUBAN are “1” and “0”. Therefore, as illustrated in FIG. 9, the driver unit 29A sets the voltage of the signal SIGA to the high level voltage VH1 based on the signal supplied from the emphasis control unit 28A. That is, in this case, since the transition amount of the signal SIGA is about (+ ⁇ V), the emphasis control unit 28A increases the voltage after the transition of the signal SIGA by one step higher than the reference high level voltage VH0. Set to level voltage VH1.
- the voltage of the signal SIGA changes from one of the three medium level voltages VM (VM0, VM1plus, VM1minus) to the low level voltage VL1.
- the signals MAINAD and SUBAD are, for example, “0” and “0”, and the voltage state in the current symbol NS.
- the signals MAINAN and SUBAN are “0” and “1”. Therefore, as illustrated in FIG. 9, the driver unit 29A sets the voltage of the signal SIGA to the low level voltage VL1 based on the signal supplied from the emphasis control unit 28A. That is, in this case, since the transition amount of the signal SIGA is about ( ⁇ V), the emphasis control unit 28A lowers the voltage after the transition of the signal SIGA by one step from the reference low level voltage VL0. Set to low level voltage VL1.
- the voltage of the signal SIGA changes from one of the three intermediate level voltages VM (VM0, VM1plus, VM1minus) to the intermediate level voltage VM0. .
- the signals MAINAD and SUBAD are, for example, “0” and “0”
- the voltage state in the current symbol NS Is in the voltage state SM
- the signals MAINAN and SUBAN are, for example, “0” and “0”. Therefore, as shown in FIG. 9, the driver unit 29A sets the voltage of the signal SIGA to the middle level voltage VM0 based on the signal supplied from the emphasis control unit 28A.
- the voltage of the signal SIGA is set to the medium level voltage VM0 in the second and subsequent unit intervals.
- FIG. 15C shows the voltage change of the signal SIGA when the voltage state of the signal SIGA transits from the voltage state SL to another voltage state.
- the voltage of the signal SIGA changes from one of the three low level voltages VL (VL0, VL1, VL2) to the medium level voltage VM1plus.
- VL0, VL1, VL2 the voltage state in the preceding symbol DS
- the signals MAINAD and SUBAD are “0” and “1”
- the voltage state in the current symbol NS is Since the voltage state is SM, the signals MAINAN and SUBAN are, for example, “0” and “0”. Therefore, as illustrated in FIG.
- the driver unit 29A sets the voltage of the signal SIGA to the medium level voltage VM1plus based on the signal supplied from the emphasis control unit 28A. That is, in this case, since the transition amount of the signal SIGA is about (+ ⁇ V), the emphasis control unit 28A sets the voltage after the transition of the signal SIGA one step higher than the reference intermediate level voltage VM0. Set to level voltage VM1plus.
- the voltage of the signal SIGA is changed from one of the three low level voltages VL (VL0, VL1, VL2) to the high level voltage VH2.
- VL0, VL1, VL2 the voltage state in the preceding symbol DS
- the signals MAINAD and SUBAD are “0” and “1”
- the voltage state in the current symbol NS is Since it is in the voltage state SH
- the signals MAINAN and SUBAN are “1” and “0”. Therefore, as illustrated in FIG. 9, the driver unit 29A sets the voltage of the signal SIGA to the high level voltage VH2 based on the signal supplied from the emphasis control unit 28A. That is, in this case, since the amount of transition of the signal SIGA is about (+ 2 ⁇ V), the emphasis control unit 28A increases the voltage after the transition of the signal SIGA by two steps higher than the reference high level voltage VH0. Set to level voltage VH2.
- the voltage of the signal SIGA changes from any one of the three low level voltages VL (VL0, VL1, VL2) to the low level voltage VL0. .
- the signals MAINAD and SUBAD are “0” and “1”
- the voltage state in the current symbol NS is Since the voltage state is SL, the signals MAINAN and SUBAN are “0” and “1”. Therefore, as shown in FIG. 9, the driver unit 29A sets the voltage of the signal SIGA to the low level voltage VL0 based on the signal supplied from the emphasis control unit 28A.
- the voltage of the signal SIGA is set to the low level voltage VL0 in the second and subsequent unit intervals. . That is, the low level voltage VL0 is a de-emphasized voltage.
- the transmission device 10 sets the post-transition voltage in each of the signals SIGA, SIGB, and SIGC in accordance with the voltage transition amount associated with the voltage state transition. Specifically, when the voltage state transitions to a state that is one higher, the transmission device 10 sets the voltage after the transition to one level from a reference voltage (for example, the medium level voltage VM0 or the high level voltage VH0). Set to a higher voltage. That is, in this case, the transmission apparatus 10 sets a positive emphasis voltage for one stage. In addition, when the voltage state transits to a state that is two higher, the transmission device 10 sets the voltage after the transition to a voltage that is two steps higher than a reference voltage (for example, the high level voltage VH0).
- a reference voltage for example, the medium level voltage VM0 or the high level voltage VH0
- the transmission apparatus 10 sets positive emphasis voltages for two stages.
- the transmitting apparatus 10 sets the voltage after the transition to a voltage that is one step lower than a reference voltage (for example, the medium level voltage VM0 or the low level voltage VL0). Set. That is, in this case, the transmitter 10 sets a negative emphasis voltage for one stage.
- the transmission device 10 sets the voltage to a voltage that is two steps lower than a reference voltage (for example, the low level voltage VL0). That is, in this case, the transmission apparatus 10 sets negative emphasis voltages for two stages.
- the transmission device 10 sets the emphasis voltage in each of the signals SIGA, SIGB, and SIGC in accordance with the voltage transition amount so as to be proportional to the transition amount.
- FIGS. 16A to 16E show an operation example of the communication system 1 when the symbol changes from “+ x” to a symbol other than “+ x”.
- FIG. 16A shows the symbol from “+ x” to “ ⁇ x”.
- 16B shows the case where the symbol changes from “+ x” to “+ y”
- FIG. 16C shows the case where the symbol changes from “+ x” to “ ⁇ y”
- FIG. Indicates a case where the symbol transitions from “+ x” to “+ z”
- FIG. 16E illustrates a case where the symbol transitions from “+ x” to “ ⁇ z”.
- A shows waveforms of signals SIGA, SIGB, and SIGC at the output terminals ToutA, ToutB, and ToutC of the transmission device 10, and (B) shows the differences AB, BC,
- the waveform of CA is shown.
- a solid line indicates a waveform when the de-emphasis operation is performed, and a broken line indicates a waveform when the de-emphasis operation is not performed.
- the voltage of the signal SIGA before the transition is one of the three high-level voltages VH, but in this figure, the voltage of the signal SIGA is set to the high-level voltage VH0 for convenience of explanation.
- the voltage of the signal SIGB before the transition is the low level voltage VL0
- the voltage of the signal SIGC before the transition is the middle level voltage VM0.
- the signal SIGA changes from the high level voltage VH0 to the low level voltage VL2, and the signal SIGB changes to the low level voltage. From VL0 to the high level voltage VH2, the signal SIGC is maintained at the medium level voltage VM0. That is, since the transition amount of the signal SIGA is about ( ⁇ 2 ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGA to the low level voltage VL2 that is two steps lower than the reference low level voltage VL0.
- the transmission apparatus 10 sets the voltage of the signal SIGB to the high level voltage VH2 that is two steps higher than the reference high level voltage VH0.
- the transition amount of the difference AB (SIGA ⁇ SIGB) is about ( ⁇ 4 ⁇ V), and therefore the difference AB after the transition is obtained when the de-emphasis operation is not performed.
- the transition amount of the difference BC (SIGB ⁇ SIGC) is about (+ 2 ⁇ V)
- the difference BC after the transition is two steps higher than the case where the de-emphasis operation is not performed.
- the transition amount of the difference CA (SIGC-SIGA) is about (+ 2 ⁇ V)
- the difference CA after the transition is two steps higher than that in the case where the de-emphasis operation is not performed.
- the signal SIGA changes from the high level voltage VH0 to the medium level voltage VM1minus, and the signal SIGB changes to the low level voltage VL0.
- the signal SIGC changes from the medium level voltage VM0 to the low level voltage VL1. That is, since the transition amount of the signal SIGA is approximately ( ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGA to the middle level voltage VM1minus that is one step lower than the reference middle level voltage VM0. Further, since the transition amount of the signal SIGB is about (+ 2 ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGB to the high level voltage VH2 that is two steps higher than the reference high level voltage VH0.
- the transmission apparatus 10 sets the voltage of the signal SIGC to the low level voltage VL1 that is one step lower than the reference low level voltage VL0.
- the transition amount of the difference AB (SIGA-SIGB) is about ( ⁇ 3 ⁇ V)
- the difference AB after the transition is obtained when the de-emphasis operation is not performed.
- the transition amount of the difference BC (SIGB ⁇ SIGC) is about (+ 3 ⁇ V)
- the difference BC after the transition is three steps higher than the case where the de-emphasis operation is not performed.
- the signal SIGA changes from the high level voltage VH0 to the medium level voltage VM1minus, and the signal SIGB changes to the low level voltage.
- the signal SIGC changes from the medium level voltage VM0 to the high level voltage VH1. That is, since the transition amount of the signal SIGA is approximately ( ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGA to the middle level voltage VM1minus that is one step lower than the reference middle level voltage VM0. Further, since the transition amount of the signal SIGC is approximately (+ ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGC to the high level voltage VH1 that is one step higher than the reference high level voltage VH0.
- the transition amount of the difference AB (SIGA-SIGB) is about ( ⁇ V)
- the difference AB after the transition is obtained when the de-emphasis operation is not performed.
- the transition amount of the difference BC (SIGB ⁇ SIGC) is about ( ⁇ V)
- the difference BC after the transition is one step lower than that in the case where the de-emphasis operation is not performed.
- the transition amount of the difference CA (SIGC-SIGA) is about (+ 2 ⁇ V)
- the difference CA after the transition is two steps higher than that in the case where the de-emphasis operation is not performed.
- the signal SIGA changes from the high level voltage VH0 to the low level voltage VL2, and the signal SIGB changes to the low level voltage VL0.
- the signal SIGC changes from the medium level voltage VM0 to the high level voltage VH1. That is, since the transition amount of the signal SIGA is about ( ⁇ 2 ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGA to the low level voltage VL2 that is two steps lower than the reference low level voltage VL0.
- the transmission apparatus 10 sets the voltage of the signal SIGB to the intermediate level voltage VM1plus that is one step higher than the reference intermediate level voltage VM0. Further, since the transition amount of the signal SIGC is approximately (+ ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGC to the high level voltage VH1 that is one step higher than the reference high level voltage VH0.
- the transition amount of the difference AB (SIGA-SIGB) is about ( ⁇ 3 ⁇ V)
- the difference AB after the transition is obtained when the de-emphasis operation is not performed. Compared to 3 levels lower.
- the transition amount of the difference CA (SIGC-SIGA) is about (+ 3 ⁇ V)
- the difference CA after the transition is three steps higher than when the de-emphasis operation is not performed.
- the signal SIGA When the symbol transitions from “+ x” to “ ⁇ z”, the signal SIGA is maintained at the high level voltage VH0 and the signal SIGB is changed from the low level voltage VL0 to the medium level voltage as shown in FIG.
- the signal SIGC changes from the medium level voltage VM0 to the low level voltage VL1. That is, since the transition amount of the signal SIGB is approximately (+ ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGB to the intermediate level voltage VM1plus that is one step higher than the reference intermediate level voltage VM0. Further, since the transition amount of the signal SIGC is approximately ( ⁇ V), the transmission apparatus 10 sets the voltage of the signal SIGC to the low level voltage VL1 that is one step lower than the reference low level voltage VL0. At this time, as shown in FIG.
- the difference AB after the transition is obtained when the de-emphasis operation is not performed. Compared to one step lower. Further, since the transition amount of the difference BC (SIGB ⁇ SIGC) is about (+ 2 ⁇ V), the difference BC after the transition is two steps higher than the case where the de-emphasis operation is not performed. Further, since the transition amount of the difference CA (SIGC-SIGA) is about ( ⁇ V), the difference CA after the transition is one step lower than that in the case where the de-emphasis operation is not performed.
- the emphasis voltage is set in each of the signals SIGA, SIGB, and SIGC according to the voltage transition amount. That is, the transmission device 10 performs a de-emphasis operation on each of the signals SIGA, SIGB, and SIGC (single-end signal).
- the waveform quality can be improved for each of the signals SIGA, SIGB, and SIGC, the communication performance can be improved.
- the difference AB, BC, and CA which are differential signals, can be changed in voltage transition amount.
- the emphasis voltage is set accordingly.
- FIGS. 17A and 18A show eye diagrams of the difference AB between the signal SIGA and the signal SIGB, the difference BC between the signal SIGB and the signal SIGC, and the difference CA between the signal SIGC and the signal SIGA when the de-emphasis operation is performed.
- FIGS. 17A and 18B show eye diagrams of the difference AB between the signal SIGA and the signal SIGB, the difference BC between the signal SIGB and the signal SIGC, and the difference CA between the signal SIGC and the signal SIGA when the de-emphasis operation is not performed.
- FIGS. 17A and 18A show eye diagrams at the output terminals ToutA, ToutB, and ToutC of the transmission apparatus 10 when the transmission line 100 is not provided.
- 17B and 18B are input terminals TinA of the reception apparatus 30 when the transmission line 100 is provided.
- TinB and TinC show eye diagrams.
- the eye opening can be widened by performing the de-emphasis operation, and as a result, the communication performance can be improved.
- a communication system 1R according to the comparative example includes a transmission device 10R.
- the transmitting apparatus 10R performs a pre-emphasis operation.
- the transmitting device 10R includes two driver units 29RA connected to the output terminal ToutA, two driver units 29RB connected to the output terminal ToutB, and two driver units 29RC connected to the output terminal ToutC. Have.
- the transmitter 10R operates the two driver units 29RA together to set the output impedance to about 25 [ ⁇ ], and operates the two driver units 29RB together to set the output impedance to about 25 [ ⁇ ].
- the output impedance can be reduced to about 25 [ ⁇ ].
- the transmission device 10R performs a pre-emphasis operation by lowering the output impedance in this way.
- 19A to 19E show an operation example of the communication system 1R when the symbol transitions from “+ x” to a symbol other than “+ x”.
- the signal SIGA changes from the high level voltage VH0 to the low level voltage VL through a voltage lower than the low level voltage VL0.
- the signal SIGB changes from the low level voltage VL0 to the high level voltage VH through a voltage higher than the high level voltage VH0, and the signal SIGC maintains the intermediate level voltage VM0.
- the two driver units 29RA operate together in the first half period (for example, 0.5 UI) of the period in which the transmitter 10R outputs the symbol “ ⁇ x”, so that the output impedance becomes about 25 [ ⁇ ].
- the output impedance is about 25 [ ⁇ ]
- the output impedance is about 25 [ ⁇ ].
- the length of the first half period is 0.5 UI.
- the length is not limited to this, and instead, for example, a period longer than 0.5 UI may be used.
- the pre-emphasis operation is performed by setting the output impedance to about 25 [ ⁇ ]. Therefore, there is a period in which the output impedance does not match the characteristic impedance of the transmission line 100. Arise. Therefore, in the communication system 1R, the waveform quality may be degraded, and the communication performance may be degraded. Further, in the communication system 1R, when the medium level voltage VM0 is output, since the output impedance becomes about 25 [ ⁇ ] transiently, the direct current due to the Thevenin termination increases, and as a result, the power consumption related to the direct current is increased. Will increase. Further, in the communication system 1R, since the two driver units 29RA, the two driver units 29RB, and the two driver units 29RC are provided, the circuit area increases.
- the output impedance is maintained at about 50 [ ⁇ ]. be able to.
- the output impedance matches the characteristic impedance of the transmission line 100, so that the waveform quality can be improved and the communication performance can be improved.
- the direct current due to the Thevenin termination can be suppressed, so that the power consumption can be reduced.
- the driver units 29A, 29B, and 29C are provided one by one, the circuit area can be reduced as compared with the communication system 1R according to the comparative example.
- the emphasis voltage is set according to the amount of voltage transition in each of the signals SIGA, SIGB, and SIGC. Therefore, the waveform quality is increased for each of the signals SIGA, SIGB, and SIGC. Communication performance can be improved.
- the emphasis voltage is set while maintaining the output impedance at about 50 [ ⁇ ], so that the communication performance can be improved. , Power consumption can be reduced.
- the output unit 26 generates the signals SIGA, SIGB, and SIGC based on the symbol signals Tx1, Tx2, Tx3, the symbol signals D1, D2, D3, and the clock signal TxCK.
- the present invention is not limited to this. It is not something.
- the transmitting apparatus 10A according to this modification will be described in detail.
- FIG. 20 illustrates a configuration example of the transmission unit 20A of the transmission device 10A.
- the transmission unit 20A includes a transmission symbol generation unit 22A and an output unit 26A.
- the transmission symbol generator 22A generates symbol signals Tx1, Tx2, Tx3 based on the transition signals TxF9, TxR9, TxP9 and the clock signal TxCK.
- the output unit 26A generates signals SIGA, SIGB, and SIGC based on the symbol signals Tx1, Tx2, Tx3 and the clock signal TxCK.
- FIG. 21 shows a configuration example of the output unit 26A.
- the output unit 26A includes a driver control unit 27N and flip-flops 17A, 17B, and 17C.
- the driver control unit 27N generates signals MAINAN, SUBAN, MAINBN, SUBBN, MAINCN, and SUBCN based on the symbol signals Tx1, Tx2, and Tx3 related to the current symbol NS and the clock signal TxCK.
- the flip-flop 17A delays the signals MAINAN and SUBAN by one clock of the clock signal TxCK and outputs them as signals MAINAD and SUBAD, respectively.
- the flip-flop 17B delays the signals MAINBN and SUBBN by one clock of the clock signal TxCK and outputs them as signals MAINBD and SUBBD, respectively.
- the flip-flop 17C delays the signals MAINCN and SUBCN by one clock of the clock signal TxCK and outputs them as signals MAINCD and SUBCD, respectively.
- FIG. 22 shows three voltage states SH, SM, and SL.
- the voltage state SH is a state corresponding to three high level voltages VH (VH0, VH1, VH2)
- the voltage state SM is a state corresponding to three medium level voltages VM (VM0, VM1plus, VM1minus)
- the voltage state SL is a state corresponding to three low level voltages VL (VL0, VL1, VL2).
- the high level voltage VH0 is a high level voltage when pre-emphasis is not applied
- the medium level voltage VM0 is a medium level voltage when pre-emphasis is not applied
- the low level voltage VL0 is not subjected to pre-emphasis.
- the low level voltage Even if comprised in this way, the effect similar to the case of the said embodiment can be acquired.
- the three voltage states SH, SM, and SL are provided in each of the signals SIGA, SIGB, and SIGC.
- the present invention is not limited to this.
- the present technology can be applied to a communication system that transmits data using a plurality of voltage states of three or more.
- FIG. 23 shows n voltage states S (1) to S (n) used in the communication system according to this modification.
- Each voltage state S corresponds to n voltages.
- the voltage state S (1) corresponds to n voltages V (1) 0 , V (1) 1 V (1) 2 ,..., V (1) n ⁇ 1 .
- the voltage state S (2) includes n voltages V (2) (n-1) ⁇ 0.5 minus ,..., V (2) 1 minus , V (2) 0 , V (2) 1 plus,. (2) Corresponds to (n-1) ⁇ 0.5 plus .
- the voltage state S (n ⁇ 1) includes n voltages V (n ⁇ 1) (n ⁇ 1) ⁇ 0.5 minus ,..., V (n ⁇ 1) 1 minus , V (n ⁇ 1) 0 , V ( n-1) 1 plus , ..., V (n-1) (n-1) x 0.5 plus .
- the voltage state S (n) corresponds to n voltages V (n) 0 , V (n) 1 , V (n) 2 ,..., V (n) n ⁇ 1 .
- data is transmitted using three signals SIGA, SIGB, and SIGC.
- the present invention is not limited to this, and data is transmitted using two or less signals or four or more signals. May be.
- FIG. 24 illustrates an appearance of a smartphone 300 (multifunctional mobile phone) to which the communication system according to the above-described embodiment and the like is applied.
- Various devices are mounted on the smartphone 300, and the communication system according to the above-described embodiment is applied to a communication system that exchanges data between these devices.
- FIG. 25 illustrates a configuration example of the application processor 310 used in the smartphone 300.
- the application processor 310 includes a CPU (Central Processing Unit) 311, a memory control unit 312, a power supply control unit 313, an external interface 314, a GPU (Graphics Processing Unit) 315, a media processing unit 316, and a display control unit 317. And an MIPI (Mobile Industry Processor Interface) interface 318.
- the CPU 311, the memory control unit 312, the power supply control unit 313, the external interface 314, the GPU 315, the media processing unit 316, and the display control unit 317 are connected to the system bus 319, and data is mutually transmitted via the system bus 319. Can be exchanged.
- the CPU 311 processes various information handled by the smartphone 300 according to a program.
- the memory control unit 312 controls the memory 501 used when the CPU 311 performs information processing.
- the power supply control unit 313 controls the power supply of the smartphone 300.
- the external interface 314 is an interface for communicating with an external device, and is connected to the wireless communication unit 502 and the image sensor 410 in this example.
- the wireless communication unit 502 wirelessly communicates with a mobile phone base station, and includes, for example, a baseband unit, an RF (Radio Frequency) front end unit, and the like.
- the image sensor 410 acquires an image and includes, for example, a CMOS sensor.
- the GPU 315 performs image processing.
- the media processing unit 316 processes information such as voice, characters, and graphics.
- the display control unit 317 controls the display 504 via the MIPI interface 318.
- the MIPI interface 318 transmits an image signal to the display 504.
- As the image signal for example, a signal in YUV format or RGB format can be used.
- the MIPI interface 318 is operated based on a reference clock supplied from an oscillation circuit 330 including a crystal resonator, for example.
- the communication system between the MIPI interface 318 and the display 504 for example, the communication system of the above-described embodiment or the like is applied.
- FIG. 26 illustrates a configuration example of the image sensor 410.
- the image sensor 410 includes a sensor unit 411, an ISP (Image Signal Processor) 412, a JPEG (Joint Photographic Experts Group) encoder 413, a CPU 414, a RAM (Random Access Memory) 415, and a ROM (Read Only Memory) 416.
- Each of these blocks is connected to the system bus 420 in this example, and can exchange data with each other via the system bus 420.
- the sensor unit 411 acquires an image and is configured by, for example, a CMOS sensor.
- the ISP 412 performs predetermined processing on the image acquired by the sensor unit 411.
- the JPEG encoder 413 encodes an image processed by the ISP 412 to generate a JPEG format image.
- the CPU 414 controls each block of the image sensor 410 according to a program.
- the RAM 415 is a memory used when the CPU 414 performs information processing.
- the ROM 416 stores programs executed by the CPU 414, setting values obtained by calibration, and the like.
- the power supply control unit 417 controls the power supply of the image sensor 410.
- the I 2 C interface 418 receives a control signal from the application processor 310.
- the image sensor 410 receives a clock signal in addition to a control signal from the application processor 310. Specifically, the image sensor 410 is configured to operate based on clock signals having various frequencies.
- the MIPI interface 419 transmits an image signal to the application processor 310.
- As the image signal for example, a signal in YUV format or RGB format can be used.
- the MIPI interface 419 operates based on a reference clock supplied from an oscillation circuit 430 including a crystal resonator, for example.
- the communication system between the MIPI interface 419 and the application processor 310 for example, the communication system of the above-described embodiment or the like is applied.
- FIG. 27 illustrates a configuration example of a vehicle control system 600 to which the communication system of the above-described embodiment and the like is applied.
- the vehicle control system 600 controls operations of automobiles, electric cars, hybrid electric cars, motorcycles, and the like.
- the vehicle control system 600 includes a drive system control unit 610, a body system control unit 620, a battery control unit 630, an outside information detection unit 640, an in-vehicle information detection unit 650, and an integrated control unit 660. Yes. These units are connected to each other via a communication network 690.
- Each unit includes, for example, a microcomputer, a storage unit, a drive circuit that drives a device to be controlled, a communication I / F, and the like.
- the drive system control unit 610 controls the operation of the device related to the drive system of the vehicle.
- a vehicle state detection unit 611 is connected to the drive system control unit 610.
- the vehicle state detection unit 611 detects the state of the vehicle, and includes, for example, a gyro sensor, an acceleration sensor, a sensor that detects an operation amount or a steering angle of an accelerator pedal or a brake pedal, and the like. is there.
- the drive system control unit 610 controls the operation of the device related to the drive system of the vehicle based on the information detected by the vehicle state detection unit 611.
- the communication system between the drive system control unit 610 and the vehicle state detection unit 611 for example, the communication system of the above-described embodiment or the like is applied.
- the body system control unit 620 controls the operation of various devices mounted on the vehicle, such as a keyless entry system, a power window device, and various lamps.
- the battery control unit 630 controls the battery 631.
- a battery 631 is connected to the battery control unit 630.
- the battery 631 supplies power to the drive motor, and includes, for example, a secondary battery, a cooling device, and the like.
- the battery control unit 630 acquires information such as temperature, output voltage, and remaining battery level from the battery 631, and controls a cooling device for the battery 631 and the like based on the information.
- the communication system between the battery control unit 630 and the battery 631 for example, the communication system of the above-described embodiment or the like is applied.
- the vehicle outside information detection unit 640 detects information outside the vehicle.
- An imaging unit 641 and an outside information detection unit 642 are connected to the outside information detection unit 640.
- the imaging unit 641 captures an image outside the vehicle, and includes, for example, a ToF (Time Of Flight) camera, a stereo camera, a monocular camera, an infrared camera, and the like.
- the vehicle outside information detection unit 642 detects information outside the vehicle, and includes, for example, a sensor that detects weather and weather, a sensor that detects other vehicles around the vehicle, obstacles, pedestrians, and the like. It is composed.
- the vehicle outside information detection unit 640 recognizes, for example, weather, weather, road surface conditions, and the like based on the image obtained by the imaging unit 641 and the information detected by the vehicle outside information detection unit 642, and other information around the vehicle. An object such as a vehicle, an obstacle, a pedestrian, a sign or a character on a road surface is detected, or a distance between them is detected.
- the communication system between the outside information detection unit 640, the imaging unit 641, and the outside information detection unit 642 for example, the communication system of the above-described embodiment or the like is applied.
- the in-vehicle information detection unit 650 detects information inside the vehicle.
- a driver state detection unit 651 is connected to the in-vehicle information detection unit 650.
- the driver state detection unit 651 detects the state of the driver and includes, for example, a camera, a biosensor, a microphone, and the like.
- the vehicle interior information detection unit 650 monitors, for example, the degree of fatigue of the driver, the degree of concentration of the driver, whether the driver is asleep or not, based on the information detected by the driver state detection unit 651. It is like that.
- the communication system of the above-described embodiment is applied to the communication system between the in-vehicle information detection unit 650 and the driver state detection unit 651.
- the integrated control unit 660 controls the operation of the vehicle control system 600.
- An operation unit 661, a display unit 662, and an instrument panel 663 are connected to the integrated control unit 660.
- the operation unit 661 is operated by a passenger, and includes, for example, a touch panel, various buttons, switches, and the like.
- the display unit 662 displays an image and is configured using, for example, a liquid crystal display panel.
- the instrument panel 663 displays the state of the vehicle, and includes meters such as a speedometer, various warning lamps, and the like.
- the communication system between the integrated control unit 660, the operation unit 661, the display unit 662, and the instrument panel 663 for example, the communication system of the above-described embodiment is applied.
- the present technology has been described with reference to the embodiment, the modification, and the application example to the electronic device.
- the present technology is not limited to the embodiment and the like, and various modifications are possible.
- the voltage level in each voltage state is set based on the current symbol NS and the previous symbol DS, but is not limited to this.
- the voltage level in each voltage state may be set based on the current symbol NS, the previous symbol DS, and the previous symbol.
- the transmission device operates like a so-called 3-tap FIR filter and performs a de-emphasis operation.
- the present invention is not limited to this, and the voltage level in each voltage state may be set based on four or more symbols including the current symbol NS.
- a transmission device comprising: a control unit that causes the driver unit to perform emphasis by setting an emphasis voltage according to a transition between the predetermined number of voltage states.
- the predetermined number of voltage states includes a first voltage state, a second voltage state, and a third voltage state between the first voltage state and the second voltage state; The emphasis voltage when transitioning from the first voltage state to the second voltage state is greater than the emphasis voltage when transitioning from the first voltage state to the third voltage state.
- the driver section A first driver section that selectively sets a voltage state at a first output terminal to any one of the first voltage state, the second voltage state, and the third voltage state;
- a second driver section that selectively sets a voltage state at a second output terminal to any one of the first voltage state, the second voltage state, and the third voltage state;
- a third driver section that selectively sets the voltage state at the third output terminal to any one of the first voltage state, the second voltage state, and the third voltage state;
- the data signal indicates a sequence of symbols;
- the transmission device according to (3), wherein the control unit sets the emphasis voltage at each of the first output terminal, the second output terminal, and the third output terminal according to a symbol sequence. .
- a transition signal indicating a symbol transition a first symbol signal indicating a symbol and a second symbol signal indicating a symbol immediately preceding the symbol indicated by the first symbol signal are generated.
- a signal generator The control unit sets the emphasis voltages at the first output terminal, the second output terminal, and the third output terminal based on the first symbol signal and the second symbol signal, respectively.
- the transmission device according to (4).
- the first driver unit, the second driver unit, and the third driver unit based on the first symbol signal, the first output terminal, the second output terminal, And the voltage state at the third output terminal, respectively.
- the transmission device according to (5).
- a signal generation unit that generates a symbol signal indicating a symbol based on a transition signal indicating a symbol transition;
- the control unit sets the emphasis voltages at the first output terminal, the second output terminal, and the third output terminal based on a sequence of symbols indicated by the symbol signal, respectively (4)
- the transmitting device 1.
- the first driver unit includes: A first circuit provided on a path from a first power source to the first output terminal; A second circuit provided on a path from a second power source to the first output terminal, The control unit sets the emphasis voltage at the first output terminal by setting an impedance ratio between the impedance in the first circuit and the impedance in the second circuit. 7) The transmission device according to any one of (9) The transmission device according to (8), wherein the control unit sets the impedance ratio so that a parallel impedance of an impedance in the first circuit and an impedance in the second circuit is constant. (10) The first circuit includes a plurality of first resistors each including a first resistance element and a first transistor provided on a path from the first power supply to the first output terminal.
- the second circuit includes a plurality of second sub-elements each including a second resistance element and a second transistor provided on a path from the second power source to the first output terminal.
- the controller sets the number of first transistors to be turned on among the plurality of first transistors in the first circuit, and sets the number of the second transistors in the second circuit.
- the transmitter according to (8) or (9), wherein the emphasis voltage at the first output terminal is set by setting the number of second transistors to be turned on.
- the plurality of first sub-circuits are grouped into a plurality of first groups, The plurality of second sub-circuits are grouped into a plurality of second groups;
- the control unit turns on and off the plurality of first transistors in the first circuit in units of the first group, and the plurality of second transistors in the second circuit in units of the second group.
- the plurality of first groups includes a first subgroup and a second subgroup, The transmission device according to (11), wherein the number of the first sub circuits belonging to the first sub group is different from the number of the first sub circuits belonging to the second sub group.
- the transmission device according to any one of (1) to (12), wherein voltages in each voltage state can be set to different voltages that are different from each other and the predetermined number.
- the transmission device according to any one of (1) to (13), wherein the emphasis is de-emphasis.
- the transmission device according to any one of (1) to (13), wherein the emphasis is pre-emphasis.
- (16) Transmit the data signal using a predetermined number of voltage states of 3 or more, A transmission method for performing emphasis by setting an emphasis voltage according to a transition between the predetermined number of voltage states.
- a transmission device and a reception device are provided.
- the transmitter is A driver unit configured to transmit a data signal using a predetermined number of voltage states of 3 or more and set a voltage in each voltage state; And a control unit that causes the driver unit to perform emphasis by setting an emphasis voltage in accordance with a transition between the predetermined number of voltage states.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Dc Digital Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
Description
1.実施の形態
2.適用例
[構成例]
図1は、一実施の形態に係る通信システム(通信システム1)の一構成例を表すものである。通信システム1は、デエンファシスにより通信性能の向上を図るものである。
送信装置10は、図1に示したように、クロック生成部11と、処理部12と、送信部20とを有している。
図1に示したように、受信装置30は、受信部40と、処理部32とを有している。
続いて、本実施の形態の通信システム1の動作および作用について説明する。
まず、図1,5,7を参照して、通信システム1の全体動作概要を説明する。送信装置10のクロック生成部11は、クロック信号TxCKを生成する。処理部12は、所定の処理を行うことにより、遷移信号TxF0~TxF6,TxR0~TxR6,TxP0~TxP6を生成する。送信部20(図5)において、シリアライザ21Fは、遷移信号TxF0~TxF6およびクロック信号TxCKに基づいて遷移信号TxF9を生成し、シリアライザ21Rは、遷移信号TxR0~TxR6およびクロック信号TxCKに基づいて遷移信号TxR9を生成し、シリアライザ21Pは、遷移信号TxP0~TxP6およびクロック信号TxCKに基づいて遷移信号TxP9を生成する。送信シンボル生成部22は、遷移信号TxF9,TxR9,TxP9およびクロック信号TxCKに基づいて、現在のシンボルNSに係るシンボル信号Tx1,Tx2,Tx3、および一つ前のシンボルDSに係るシンボル信号D1,D2,D3を生成する。
次に、送信装置10の動作について、詳細に説明する。送信装置10において、出力部26は、現在のシンボルNSに基づいて、出力端子ToutA,ToutB,ToutCにおける電圧状態を設定するとともに、現在のシンボルNSおよび一つ前のシンボルDSに基づいて、各電圧状態における電圧レベルを設定する。
次に、比較例と対比して、本実施の形態の作用を説明する。比較例に係る通信システム1Rは、送信装置10Rを備えている。送信装置10Rは、プリエンファシス動作を行うものである。送信装置10Rは、互いに出力端子ToutAに接続された2つのドライバ部29RAと、互いに出力端子ToutBに接続された2つのドライバ部29RBと、互いに出力端子ToutCに接続された2つのドライバ部29RCとを有している。この送信装置10Rは、例えば、2つのドライバ部29RAをともに動作させることにより、出力インピーダンスを約25[Ω]にし、2つのドライバ部29RBをともに動作させることにより、出力インピーダンスを約25[Ω]にし、2つのドライバ部29RCをともに動作させることにより、出力インピーダンスを約25[Ω]にすることができるようになっている。送信装置10Rは、このように出力インピーダンスを下げることにより、プリエンファシス動作を行うようになっている。
以上のように本実施の形態では、信号SIGA,SIGB,SIGCのそれぞれにおいて、電圧の遷移量に応じて、エンファシス電圧を設定したので、信号SIGA,SIGB,SIGCのそれぞれについて、波形品質を高めることができるため、通信性能を高めることができる。
上記実施の形態では、出力部26は、シンボル信号Tx1,Tx2,Tx3、シンボル信号D1,D2,D3、およびクロック信号TxCKに基づいて、信号SIGA,SIGB,SIGCを生成したが、これに限定されるものではない。以下に、本変形例に係る送信装置10Aについて詳細に説明する。
上記実施の形態では、送信装置10はデエンファシス動作を行うようにしたが、これに限定されるものではなく、プリエンファシス動作を行うようにしてもよい。図22は、3つの電圧状態SH,SM,SLを表すものである。電圧状態SHは、3つの高レベル電圧VH(VH0,VH1,VH2)に対応する状態であり、電圧状態SMは、3つの中レベル電圧VM(VM0,VM1plus,VM1minus)に対応する状態であり、電圧状態SLは、3つの低レベル電圧VL(VL0,VL1,VL2)に対応する状態である。高レベル電圧VH0は、プリエンファシスをかけない場合の高レベル電圧であり、中レベル電圧VM0は、プリエンファシスをかけない場合の中レベル電圧であり、低レベル電圧VL0は、プリエンファシスをかけない場合の低レベル電圧である。このように構成しても、上記実施の形態の場合と同様の効果を得ることができる。
上記実施の形態では、信号SIGA,SIGB,SIGCのそれぞれにおいて、3つの電圧状態SH,SM,SLを設けたが、これに限定されるものではない。本技術は、3以上の複数の電圧状態を用いてデータを伝送する通信システムに適用することができる。
また、これらの変形例のうちの2以上を組み合わせてもよい。
次に、上記実施の形態および変形例で説明した通信システムの適用例について説明する。
図24は、上記実施の形態等の通信システムが適用されるスマートフォン300(多機能携帯電話)の外観を表すものである。このスマートフォン300には、様々なデバイスが搭載されており、それらのデバイス間でデータのやり取りを行う通信システムにおいて、上記実施の形態等の通信システムが適用されている。
図27は、上記実施の形態等の通信システムが適用される車両制御システム600の一構成例を表すものである。車両制御システム600は、自動車、電気自動車、ハイブリッド電気自動車、自動二輪車などの動作を制御するものである。この車両制御システム600は、駆動系制御ユニット610と、ボディ系制御ユニット620と、バッテリ制御ユニット630と、車外情報検出ユニット640と、車内情報検出ユニット650と、統合制御ユニット660とを有している。これらのユニットは、通信ネットワーク690を介して互いに接続されている。通信ネットワーク690は、例えば、CAN(Controller Area Network)、LIN(Local Interconnect Network)、LAN(Local Area Network)、FlexRay(登録商標)などの任意の規格に準拠したネットワークを用いることができる。各ユニットは、例えば、マイクロコンピュータ、記憶部、制御対象の装置を駆動する駆動回路、通信I/Fなどを含んで構成される。
前記所定数の電圧状態間の遷移に応じたエンファシス電圧を設定することにより、前記ドライバ部にエンファシスを行わせる制御部と
を備えた送信装置。
(2)前記所定数の電圧状態は、第1の電圧状態、第2の電圧状態、および前記第1の電圧状態と前記第2の電圧状態との間の第3の電圧状態を含み、
前記第1の電圧状態から前記第2の電圧状態に遷移する場合の前記エンファシス電圧は、前記第1の電圧状態から前記第3の電圧状態に遷移する場合の前記エンファシス電圧よりも大きい
前記(1)に記載の送信装置。
(3)前記ドライバ部は、
第1の出力端子における電圧状態を、前記第1の電圧状態、前記第2の電圧状態、および前記第3の電圧状態のうちのいずれかに選択的に設定する第1のドライバ部と、
第2の出力端子における電圧状態を、前記第1の電圧状態、前記第2の電圧状態、および前記第3の電圧状態のうちのいずれかに選択的に設定する第2のドライバ部と、
第3の出力端子における電圧状態を、前記第1の電圧状態、前記第2の電圧状態、および前記第3の電圧状態のうちのいずれかに選択的に設定する第3のドライバ部と
有し、
前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における電圧状態は互いに異なる
前記(2)に記載の送信装置。
(4)前記データ信号は、シンボルのシーケンスを示し、
前記制御部は、シンボルのシーケンスに応じて、前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における前記エンファシス電圧をそれぞれ設定する
前記(3)に記載の送信装置。
(5)シンボルの遷移を示す遷移信号に基づいて、シンボルを示す第1のシンボル信号と、前記第1のシンボル信号が示すシンボルの1つ前のシンボルを示す第2のシンボル信号とを生成する信号生成部をさらに備え、
前記制御部は、前記第1のシンボル信号および前記第2のシンボル信号に基づいて、前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における前記エンファシス電圧をそれぞれ設定する
前記(4)に記載の送信装置。
(6)前記第1のドライバ部、前記第2のドライバ部、および前記第3のドライバ部は、前記第1のシンボル信号に基づいて、前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における電圧状態をそれぞれ設定する
前記(5)に記載の送信装置。
(7)シンボルの遷移を示す遷移信号に基づいて、シンボルを示すシンボル信号を生成する信号生成部をさらに備え、
前記制御部は、前記シンボル信号が示すシンボルのシーケンスに基づいて、前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における前記エンファシス電圧をそれぞれ設定する
前記(4)に記載の送信装置。
(8)前記第1のドライバ部は、
第1の電源から前記第1の出力端子への経路上に設けられた第1の回路と、
第2の電源から前記第1の出力端子への経路上に設けられた第2の回路と
を有し、
前記制御部は、前記第1の回路におけるインピーダンスと、前記第2の回路におけるインピーダンスとのインピーダンス比を設定することにより、前記第1の出力端子における前記エンファシス電圧を設定する
前記(3)から(7)のいずれかに記載の送信装置。
(9)前記制御部は、前記第1の回路におけるインピーダンスおよび前記第2の回路におけるインピーダンスの並列インピーダンスが一定になるように、前記インピーダンス比を設定する
前記(8)に記載の送信装置。
(10)前記第1の回路は、それぞれが、前記第1の電源から前記第1の出力端子への経路上に設けられた第1の抵抗素子および第1のトランジスタとを含む、複数の第1のサブ回路を有し、
前記第2の回路は、それぞれが、前記第2の電源から前記第1の出力端子への経路上に設けられた第2の抵抗素子および第2のトランジスタとを含む、複数の第2のサブ回路を有し、
前記制御部は、前記第1の回路における複数の第1のトランジスタのうちのオン状態にする第1のトランジスタの数を設定するとともに、前記第2の回路における複数の第2のトランジスタのうちのオン状態にする第2のトランジスタの数を設定することにより、前記第1の出力端子における前記エンファシス電圧を設定する
前記(8)または(9)に記載の送信装置。
(11)前記複数の第1のサブ回路は、複数の第1のグループにグループ分けされ、
前記複数の第2のサブ回路は、複数の第2のグループにグループ分けされ、
前記制御部は、前記第1の回路における複数の第1のトランジスタを、前記第1のグループ単位でオンオフするとともに、前記第2の回路における複数の第2のトランジスタを、前記第2のグループ単位でオンオフすることにより、前記第1の出力端子における前記エンファシス電圧を設定する
前記(10)に記載の送信装置。
(12)前記複数の第1のグループは、第1のサブグループと、第2のサブグループを含み、
前記第1のサブグループに属する前記第1のサブ回路の数は、前記第2のサブグループに属する前記第1のサブ回路の数と異なる
前記(11)に記載の送信装置。
(13)各電圧状態における電圧は、互いに異なる、前記所定数と同数の電圧に設定可能である
前記(1)から(12)のいずれかに記載の送信装置。
(14)前記エンファシスは、デエンファシスである
前記(1)から(13)のいずれかに記載の送信装置。
(15)前記エンファシスは、プリエンファシスである
前記(1)から(13)のいずれかに記載の送信装置。
(16)3以上の所定数の電圧状態を用いてデータ信号を送信し、
前記所定数の電圧状態間の遷移に応じたエンファシス電圧を設定することによりエンファシスを行う
送信方法。
(17)送信装置と
受信装置と
を備え、
前記送信装置は、
3以上の所定数の電圧状態を用いてデータ信号を送信し、各電圧状態における電圧を設定可能に構成されたドライバ部と、
前記所定数の電圧状態間の遷移に応じたエンファシス電圧を設定することにより、前記ドライバ部にエンファシスを行わせる制御部と
を有する
通信システム。
Claims (17)
- 3以上の所定数の電圧状態を用いてデータ信号を送信し、各電圧状態における電圧を設定可能に構成されたドライバ部と、
前記所定数の電圧状態間の遷移に応じたエンファシス電圧を設定することにより、前記ドライバ部にエンファシスを行わせる制御部と
を備えた送信装置。 - 前記所定数の電圧状態は、第1の電圧状態、第2の電圧状態、および前記第1の電圧状態と前記第2の電圧状態との間の第3の電圧状態を含み、
前記第1の電圧状態から前記第2の電圧状態に遷移する場合の前記エンファシス電圧は、前記第1の電圧状態から前記第3の電圧状態に遷移する場合の前記エンファシス電圧よりも大きい
請求項1に記載の送信装置。 - 前記ドライバ部は、
第1の出力端子における電圧状態を、前記第1の電圧状態、前記第2の電圧状態、および前記第3の電圧状態のうちのいずれかに選択的に設定する第1のドライバ部と、
第2の出力端子における電圧状態を、前記第1の電圧状態、前記第2の電圧状態、および前記第3の電圧状態のうちのいずれかに選択的に設定する第2のドライバ部と、
第3の出力端子における電圧状態を、前記第1の電圧状態、前記第2の電圧状態、および前記第3の電圧状態のうちのいずれかに選択的に設定する第3のドライバ部と
有し、
前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における電圧状態は互いに異なる
請求項2に記載の送信装置。 - 前記データ信号は、シンボルのシーケンスを示し、
前記制御部は、シンボルのシーケンスに応じて、前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における前記エンファシス電圧をそれぞれ設定する
請求項3に記載の送信装置。 - シンボルの遷移を示す遷移信号に基づいて、シンボルを示す第1のシンボル信号と、前記第1のシンボル信号が示すシンボルの1つ前のシンボルを示す第2のシンボル信号とを生成する信号生成部をさらに備え、
前記制御部は、前記第1のシンボル信号および前記第2のシンボル信号に基づいて、前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における前記エンファシス電圧をそれぞれ設定する
請求項4に記載の送信装置。 - 前記第1のドライバ部、前記第2のドライバ部、および前記第3のドライバ部は、前記第1のシンボル信号に基づいて、前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における電圧状態をそれぞれ設定する
請求項5に記載の送信装置。 - シンボルの遷移を示す遷移信号に基づいて、シンボルを示すシンボル信号を生成する信号生成部をさらに備え、
前記制御部は、前記シンボル信号が示すシンボルのシーケンスに基づいて、前記第1の出力端子、前記第2の出力端子、および前記第3の出力端子における前記エンファシス電圧をそれぞれ設定する
請求項4に記載の送信装置。 - 前記第1のドライバ部は、
第1の電源から前記第1の出力端子への経路上に設けられた第1の回路と、
第2の電源から前記第1の出力端子への経路上に設けられた第2の回路と
を有し、
前記制御部は、前記第1の回路におけるインピーダンスと、前記第2の回路におけるインピーダンスとのインピーダンス比を設定することにより、前記第1の出力端子における前記エンファシス電圧を設定する
請求項3に記載の送信装置。 - 前記制御部は、前記第1の回路におけるインピーダンスおよび前記第2の回路におけるインピーダンスの並列インピーダンスが一定になるように、前記インピーダンス比を設定する
請求項8に記載の送信装置。 - 前記第1の回路は、それぞれが、前記第1の電源から前記第1の出力端子への経路上に設けられた第1の抵抗素子および第1のトランジスタとを含む、複数の第1のサブ回路を有し、
前記第2の回路は、それぞれが、前記第2の電源から前記第1の出力端子への経路上に設けられた第2の抵抗素子および第2のトランジスタとを含む、複数の第2のサブ回路を有し、
前記制御部は、前記第1の回路における複数の第1のトランジスタのうちのオン状態にする第1のトランジスタの数を設定するとともに、前記第2の回路における複数の第2のトランジスタのうちのオン状態にする第2のトランジスタの数を設定することにより、前記第1の出力端子における前記エンファシス電圧を設定する
請求項8に記載の送信装置。 - 前記複数の第1のサブ回路は、複数の第1のグループにグループ分けされ、
前記複数の第2のサブ回路は、複数の第2のグループにグループ分けされ、
前記制御部は、前記第1の回路における複数の第1のトランジスタを、前記第1のグループ単位でオンオフするとともに、前記第2の回路における複数の第2のトランジスタを、前記第2のグループ単位でオンオフすることにより、前記第1の出力端子における前記エンファシス電圧を設定する
請求項10に記載の送信装置。 - 前記複数の第1のグループは、第1のサブグループと、第2のサブグループを含み、
前記第1のサブグループに属する前記第1のサブ回路の数は、前記第2のサブグループに属する前記第1のサブ回路の数と異なる
請求項11に記載の送信装置。 - 各電圧状態における電圧は、互いに異なる、前記所定数と同数の電圧に設定可能である
請求項1に記載の送信装置。 - 前記エンファシスは、デエンファシスである
請求項1に記載の送信装置。 - 前記エンファシスは、プリエンファシスである
請求項1に記載の送信装置。 - 3以上の所定数の電圧状態を用いてデータ信号を送信し、
前記所定数の電圧状態間の遷移に応じたエンファシス電圧を設定することによりエンファシスを行う
送信方法。 - 送信装置と
受信装置と
を備え、
前記送信装置は、
3以上の所定数の電圧状態を用いてデータ信号を送信し、各電圧状態における電圧を設定可能に構成されたドライバ部と、
前記所定数の電圧状態間の遷移に応じたエンファシス電圧を設定することにより、前記ドライバ部にエンファシスを行わせる制御部と
を有する
通信システム。
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/074,260 US10693685B2 (en) | 2016-02-22 | 2017-01-18 | Transmission device, transmission method, and communication system |
JP2018501048A JP6950674B2 (ja) | 2016-02-22 | 2017-01-18 | 送信装置、送信方法、および通信システム |
SG11201806229UA SG11201806229UA (en) | 2016-02-22 | 2017-01-18 | Transmission device, transmission method, and communication system |
CN201780011618.XA CN108702341B (zh) | 2016-02-22 | 2017-01-18 | 发送装置、发送方法和通信系统 |
EP17756027.3A EP3422649B1 (en) | 2016-02-22 | 2017-01-18 | Transmission device, transmission method, and communication system |
KR1020187020839A KR102612111B1 (ko) | 2016-02-22 | 2017-01-18 | 송신 장치, 송신 방법 및 통신 시스템 |
CN202111307017.8A CN114006796B (zh) | 2016-02-22 | 2017-01-18 | 发送装置、发送方法和通信系统 |
US16/890,262 US11218344B2 (en) | 2016-02-22 | 2020-06-02 | Transmission device, transmission method, and communication system |
US17/539,905 US11750421B2 (en) | 2016-02-22 | 2021-12-01 | Transmission device, transmission method, and communication system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016031222 | 2016-02-22 | ||
JP2016-031222 | 2016-02-22 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/074,260 A-371-Of-International US10693685B2 (en) | 2016-02-22 | 2017-01-18 | Transmission device, transmission method, and communication system |
US16/890,262 Continuation US11218344B2 (en) | 2016-02-22 | 2020-06-02 | Transmission device, transmission method, and communication system |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017145585A1 true WO2017145585A1 (ja) | 2017-08-31 |
Family
ID=59686329
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2017/001545 WO2017145585A1 (ja) | 2016-02-22 | 2017-01-18 | 送信装置、送信方法、および通信システム |
Country Status (8)
Country | Link |
---|---|
US (3) | US10693685B2 (ja) |
EP (1) | EP3422649B1 (ja) |
JP (2) | JP6950674B2 (ja) |
KR (1) | KR102612111B1 (ja) |
CN (2) | CN108702341B (ja) |
SG (1) | SG11201806229UA (ja) |
TW (1) | TWI722090B (ja) |
WO (1) | WO2017145585A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10298381B1 (en) | 2018-04-30 | 2019-05-21 | Qualcomm Incorporated | Multiphase clock data recovery with adaptive tracking for a multi-wire, multi-phase interface |
US10333690B1 (en) | 2018-05-04 | 2019-06-25 | Qualcomm Incorporated | Calibration pattern and duty-cycle distortion correction for clock data recovery in a multi-wire, multi-phase interface |
US10419246B2 (en) | 2016-08-31 | 2019-09-17 | Qualcomm Incorporated | C-PHY training pattern for adaptive equalization, adaptive edge tracking and delay calibration |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI722090B (zh) * | 2016-02-22 | 2021-03-21 | 日商新力股份有限公司 | 傳送裝置、傳送方法及通訊系統 |
WO2018174569A1 (en) * | 2017-03-22 | 2018-09-27 | Samsung Electronics Co., Ltd. | Apparatus and method of transmission using harq in communication or broadcasting system |
KR102422140B1 (ko) * | 2017-11-07 | 2022-07-18 | 현대자동차주식회사 | 하이브리드 자동차 및 그를 위한 주행 모드 제어 방법 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015021257A1 (en) * | 2013-08-08 | 2015-02-12 | Qualcomm Incorporated | N-phase signal transition alignment |
WO2015146511A1 (ja) * | 2014-03-25 | 2015-10-01 | ソニー株式会社 | 送信装置および通信システム |
JP2015228554A (ja) * | 2014-05-30 | 2015-12-17 | ソニー株式会社 | 送信装置、受信装置、および通信システム |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3360861B2 (ja) | 1993-03-02 | 2003-01-07 | 株式会社ソニー木原研究所 | シリアルディジタルデータの伝送方法及び伝送装置 |
JP3573701B2 (ja) * | 2000-09-14 | 2004-10-06 | Necエレクトロニクス株式会社 | 出力バッファ回路 |
JP2003309461A (ja) * | 2002-04-15 | 2003-10-31 | Nec Electronics Corp | 出力バッファ回路 |
JP2005012586A (ja) * | 2003-06-20 | 2005-01-13 | Nec Electronics Corp | データ転送装置 |
US7233165B2 (en) * | 2005-03-31 | 2007-06-19 | Seiko Epson Corporation | High speed driver for serial communications |
JP5017903B2 (ja) * | 2006-03-30 | 2012-09-05 | 日本電気株式会社 | プリエンファシス調整方式及び方法 |
US7375573B2 (en) * | 2006-05-25 | 2008-05-20 | Micron Technology, Inc. | De-emphasis system and method for coupling digital signals through capacitively loaded lines |
US9231790B2 (en) * | 2007-03-02 | 2016-01-05 | Qualcomm Incorporated | N-phase phase and polarity encoded serial interface |
US8064535B2 (en) | 2007-03-02 | 2011-11-22 | Qualcomm Incorporated | Three phase and polarity encoded serial interface |
JP2009077099A (ja) | 2007-09-20 | 2009-04-09 | Panasonic Corp | 信号送信機、信号受信機及び多重差動伝送システム |
JP2011142382A (ja) | 2010-01-05 | 2011-07-21 | Renesas Electronics Corp | プリエンファシス機能を含む出力回路と半導体装置 |
JP2012049784A (ja) * | 2010-08-26 | 2012-03-08 | Renesas Electronics Corp | 出力バッファ回路及び半導体装置 |
US8446168B2 (en) * | 2010-12-14 | 2013-05-21 | Qualcomm, Incorporated | Pre-emphasis technique for on-chip voltage-driven single-ended-termination drivers |
US8415986B2 (en) * | 2010-12-28 | 2013-04-09 | Texas Instruments Incorporated | Voltage-mode driver with pre-emphasis |
US8669792B2 (en) * | 2011-09-02 | 2014-03-11 | Kool Chip, Inc. | Voltage mode driver using pre-emphasis and de-emphasis signals |
CN102545884B (zh) * | 2012-02-17 | 2014-04-16 | 无锡芯骋微电子有限公司 | 带有高效能预加重均衡的电压型数据发送器 |
US20140112401A1 (en) * | 2012-06-15 | 2014-04-24 | Qualcomm Incorporated | 3dynamic configuration of an n-phase polarity data communications link |
US9325543B2 (en) | 2012-11-11 | 2016-04-26 | Ethertronics, Inc. | Multi-mode active circuit control and activation system |
CN202998056U (zh) * | 2012-12-11 | 2013-06-12 | 中兴通讯股份有限公司 | 一种预加重装置 |
US9065399B2 (en) * | 2013-06-14 | 2015-06-23 | Altera Corporation | Programmable high-speed voltage-mode differential driver |
KR101919625B1 (ko) * | 2013-08-23 | 2018-11-19 | 매그나칩 반도체 유한회사 | 전류제어 모드 dc-dc 컨버터 |
US9041439B2 (en) * | 2013-08-30 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transmitter having voltage driver and current driver |
JP6295559B2 (ja) | 2013-09-13 | 2018-03-20 | 株式会社リコー | 信号送信装置、信号受信装置及び信号伝送システム |
TWI538417B (zh) * | 2014-05-05 | 2016-06-11 | 創意電子股份有限公司 | 電壓模式信號發射器 |
US9148198B1 (en) * | 2014-05-21 | 2015-09-29 | Qualcomm Incorporated | Programmable pre-emphasis circuit for MIPI C-PHY |
US9473291B2 (en) * | 2014-07-08 | 2016-10-18 | Intel Corporation | Apparatuses and methods for reducing switching jitter |
KR102221788B1 (ko) * | 2014-07-14 | 2021-03-02 | 삼성전자주식회사 | 고속으로 동작하는 디스플레이 구동 장치 및 그의 제어 방법 |
CN106028905B (zh) | 2014-08-01 | 2018-06-12 | 奥林巴斯株式会社 | 控制装置以及内窥镜系统 |
CN104678311B (zh) * | 2015-01-29 | 2017-10-20 | 北京新能源汽车股份有限公司 | 电动汽车的动力电压状态的检测装置 |
KR20160121224A (ko) | 2015-04-10 | 2016-10-19 | 에스케이하이닉스 주식회사 | 고속 통신을 위한 전송장치, 이를 포함하는 인터페이스 회로 및 시스템 |
US9470566B1 (en) | 2015-04-14 | 2016-10-18 | Onicon, Inc. | Transducer mounted between two spaced-apart interior surfaces of a cavity in the wall of a flow tube |
KR20170025868A (ko) * | 2015-08-31 | 2017-03-08 | 에스케이하이닉스 주식회사 | 고속 통신을 위한 전송 장치, 이를 포함하는 인터페이스 회로 및 시스템 |
TWI748976B (zh) * | 2016-02-02 | 2021-12-11 | 日商新力股份有限公司 | 發送裝置及通信系統 |
TWI722090B (zh) * | 2016-02-22 | 2021-03-21 | 日商新力股份有限公司 | 傳送裝置、傳送方法及通訊系統 |
TWI787166B (zh) * | 2016-03-01 | 2022-12-21 | 日商新力股份有限公司 | 信號之發送裝置、信號之發送方法及通信系統 |
JP6780296B2 (ja) * | 2016-05-31 | 2020-11-04 | ソニー株式会社 | 送信装置および通信システム |
US10686443B2 (en) * | 2016-07-26 | 2020-06-16 | Sony Semiconductor Solutions Corporation | Transmitting device, transmitting method, and communication system |
DE112017006291T5 (de) * | 2016-12-14 | 2019-09-05 | Sony Semiconductor Solutions Corporation | Übertragungsvorrichtung, übertragungsverfahren und kommunikationssystem |
-
2017
- 2017-01-12 TW TW106100925A patent/TWI722090B/zh active
- 2017-01-18 SG SG11201806229UA patent/SG11201806229UA/en unknown
- 2017-01-18 EP EP17756027.3A patent/EP3422649B1/en active Active
- 2017-01-18 KR KR1020187020839A patent/KR102612111B1/ko active IP Right Grant
- 2017-01-18 JP JP2018501048A patent/JP6950674B2/ja active Active
- 2017-01-18 US US16/074,260 patent/US10693685B2/en active Active
- 2017-01-18 WO PCT/JP2017/001545 patent/WO2017145585A1/ja active Application Filing
- 2017-01-18 CN CN201780011618.XA patent/CN108702341B/zh active Active
- 2017-01-18 CN CN202111307017.8A patent/CN114006796B/zh active Active
-
2020
- 2020-06-02 US US16/890,262 patent/US11218344B2/en active Active
-
2021
- 2021-09-16 JP JP2021150997A patent/JP7259904B2/ja active Active
- 2021-12-01 US US17/539,905 patent/US11750421B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015021257A1 (en) * | 2013-08-08 | 2015-02-12 | Qualcomm Incorporated | N-phase signal transition alignment |
WO2015146511A1 (ja) * | 2014-03-25 | 2015-10-01 | ソニー株式会社 | 送信装置および通信システム |
JP2015228554A (ja) * | 2014-05-30 | 2015-12-17 | ソニー株式会社 | 送信装置、受信装置、および通信システム |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10419246B2 (en) | 2016-08-31 | 2019-09-17 | Qualcomm Incorporated | C-PHY training pattern for adaptive equalization, adaptive edge tracking and delay calibration |
US10298381B1 (en) | 2018-04-30 | 2019-05-21 | Qualcomm Incorporated | Multiphase clock data recovery with adaptive tracking for a multi-wire, multi-phase interface |
US10333690B1 (en) | 2018-05-04 | 2019-06-25 | Qualcomm Incorporated | Calibration pattern and duty-cycle distortion correction for clock data recovery in a multi-wire, multi-phase interface |
Also Published As
Publication number | Publication date |
---|---|
US11750421B2 (en) | 2023-09-05 |
JPWO2017145585A1 (ja) | 2019-01-24 |
JP7259904B2 (ja) | 2023-04-18 |
SG11201806229UA (en) | 2018-08-30 |
KR102612111B1 (ko) | 2023-12-11 |
JP6950674B2 (ja) | 2021-10-13 |
EP3422649A4 (en) | 2019-01-16 |
TW201733279A (zh) | 2017-09-16 |
CN108702341B (zh) | 2021-11-23 |
US20190386855A1 (en) | 2019-12-19 |
US20220191068A1 (en) | 2022-06-16 |
CN114006796B (zh) | 2024-04-05 |
EP3422649B1 (en) | 2020-05-13 |
US11218344B2 (en) | 2022-01-04 |
JP2021185721A (ja) | 2021-12-09 |
CN108702341A (zh) | 2018-10-23 |
KR20180117599A (ko) | 2018-10-29 |
US10693685B2 (en) | 2020-06-23 |
EP3422649A1 (en) | 2019-01-02 |
US20200304346A1 (en) | 2020-09-24 |
CN114006796A (zh) | 2022-02-01 |
TWI722090B (zh) | 2021-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7259904B2 (ja) | 送信装置、送信方法、および通信システム | |
TWI787166B (zh) | 信號之發送裝置、信號之發送方法及通信系統 | |
US10778283B2 (en) | Transmission device, transmission method, and communication system | |
WO2017159074A1 (ja) | 送信装置、送信方法、および通信システム | |
CN108476182B (zh) | 发送装置、发送方法和通信系统 | |
JP7416779B2 (ja) | 送信装置、受信装置、通信システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 20187020839 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2018501048 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11201806229U Country of ref document: SG |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2017756027 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2017756027 Country of ref document: EP Effective date: 20180924 |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17756027 Country of ref document: EP Kind code of ref document: A1 |