WO2017118013A1 - 防静电器件及其制造方法、基板 - Google Patents
防静电器件及其制造方法、基板 Download PDFInfo
- Publication number
- WO2017118013A1 WO2017118013A1 PCT/CN2016/094107 CN2016094107W WO2017118013A1 WO 2017118013 A1 WO2017118013 A1 WO 2017118013A1 CN 2016094107 W CN2016094107 W CN 2016094107W WO 2017118013 A1 WO2017118013 A1 WO 2017118013A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- conductive layer
- insulating layer
- antistatic device
- conductive
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 22
- 239000000758 substrate Substances 0.000 title claims abstract description 15
- 230000004888 barrier function Effects 0.000 claims abstract description 19
- 238000005530 etching Methods 0.000 claims abstract description 8
- 239000010410 layer Substances 0.000 claims description 295
- 239000010409 thin film Substances 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 12
- 230000000149 penetrating effect Effects 0.000 claims description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 4
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 4
- 229910052738 indium Inorganic materials 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 4
- 238000000059 patterning Methods 0.000 claims description 3
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 claims description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 2
- 229910052733 gallium Inorganic materials 0.000 claims description 2
- YZZNJYQZJKSEER-UHFFFAOYSA-N gallium tin Chemical compound [Ga].[Sn] YZZNJYQZJKSEER-UHFFFAOYSA-N 0.000 claims description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 2
- 239000011810 insulating material Substances 0.000 claims description 2
- 239000000463 material Substances 0.000 claims description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 2
- 238000002161 passivation Methods 0.000 claims description 2
- 239000011241 protective layer Substances 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 239000010703 silicon Substances 0.000 claims description 2
- 235000012239 silicon dioxide Nutrition 0.000 claims description 2
- 239000000377 silicon dioxide Substances 0.000 claims description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 2
- 229910001887 tin oxide Inorganic materials 0.000 claims description 2
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 claims description 2
- 239000011787 zinc oxide Substances 0.000 claims description 2
- 230000015556 catabolic process Effects 0.000 abstract description 14
- 230000005611 electricity Effects 0.000 description 5
- 230000003068 static effect Effects 0.000 description 5
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136204—Arrangements to prevent high voltage or static electricity failures
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/13439—Electrodes characterised by their electrical, optical, physical properties; materials therefor; method of making
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
- H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/469—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers
- H01L21/4757—After-treatment
- H01L21/47573—Etching the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
- H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/4763—Deposition of non-insulating, e.g. conductive -, resistive -, layers on insulating layers; After-treatment of these layers
- H01L21/47635—After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0288—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using passive elements as protective elements, e.g. resistors, capacitors, inductors, spark-gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134318—Electrodes characterised by their geometrical arrangement having a patterned common electrode
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
- G02F2201/123—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2202/00—Materials and properties
- G02F2202/10—Materials and properties semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
Definitions
- the present invention relates to an antistatic device, a method of manufacturing an antistatic device, and a substrate including the antistatic device.
- the array substrate of the liquid crystal display includes a pixel unit and a thin film transistor that drives the pixel unit.
- a thin film transistor that drives the pixel unit.
- static electricity is generated on different conductive layers of the thin film transistor due to friction, etc., and static electricity breakdown occurs when static electricity is accumulated to a certain extent, which causes a pixel circuit on the array substrate. Short circuit and damage.
- FIG. 1 shows a cross-sectional view of an antistatic device of the prior art.
- the antistatic device mainly includes a first conductive layer 11 , a first insulating layer 12 formed on the first conductive layer 11 , and a second conductive layer 15 formed on the first insulating layer 12 .
- a second insulating layer 16 on the second conductive layer 15 a via 02 formed in the second insulating layer 16, a via 03 penetrating the second insulating layer 16 and the first insulating layer 12, and a second insulating layer
- the second conductive layer 15 of the antistatic device is electrically connected to the third conductive layer 17 via the via 02
- the third conductive layer 17 is connected to the first conductive layer 11 via the via 03 .
- Electrical connection. Therefore, in the prior art, the second conductive layer 15 and the first conductive layer 11 are electrically isolated from each other before the third conductive layer 17 is formed. Therefore, before the third conductive layer 17 is formed, there is a voltage difference between the second conductive layer 15 and the first conductive layer 11 (because the second conductive layer 15 and the first layer are caused during the manufacturing process, such as friction or the like) Static electricity is present on a conductive layer 11, and electrostatic breakdown occurs when static electricity is accumulated to a certain extent. When the voltage difference is sufficiently high, the second conductive layer 15 and the first conductive layer 11 are broken. An insulating layer 12, which causes the pixel circuits on the array substrate to be damaged by a short circuit.
- Electrostatic breakdown can cause damage to the pixel circuits on the array substrate in the display device, which can lead to array bases in severe cases.
- the pixel circuit on the board is shorted and the array substrate is not working properly.
- the via 03 electrically connecting the third conductive layer 17 and the first conductive layer 11 needs to penetrate through the first insulating layer 12 and the second insulating layer 16, which results in the via 03 The length is long and difficult to make.
- the actually formed via 03 cannot completely penetrate the first insulating layer 12 and the second insulating layer 16, which may cause the third conductive layer 17 not to be electrically connected to the first conductive layer 11, and the third conductive layer 17 and the first layer are added.
- an antistatic device which is capable of eliminating a potential difference between different conductive layers and effectively preventing electrostatic breakdown between different conductive layers.
- an antistatic device is provided that is capable of reducing the length of vias that bridge two conductive layers, effectively reducing the probability of electrical disconnection between the two conductive layers.
- an antistatic device comprising: a first conductive layer; a first insulating layer formed on the first conductive layer; and an active layer formed on the first insulating layer; Etching a barrier layer formed on the active layer; a second conductive layer formed on the etch stop layer and including first and second portions spaced apart from each other; and a second insulating layer formed at the On the second conductive layer; and a third conductive layer formed on the second insulating layer, the first portion and the second portion of the second conductive layer respectively passing through the first portion formed in the etch barrier layer
- the via hole and the second via hole are electrically connected to the active layer, and are electrically connected to the third conductive layer through a third via hole and a fourth via hole formed in the second insulating layer, respectively, One of the first portion and the second portion of the second conductive layer is electrically connected to the first conductive layer through a fifth via hole penetrating the etch stop layer and the first insulating layer.
- an array substrate comprising the aforementioned antistatic device is provided.
- a method of manufacturing the aforementioned antistatic device comprising the steps of:
- first portion and the second portion of the second conductive layer are electrically connected to the active layer through the first via and the second via, respectively, One of the first portion and the second portion of the second conductive layer is electrically connected to the first conductive layer through the fifth via;
- the second conductive layer is electrically connected to the first conductive layer through a single via hole, and the second conductive layer and the first conductive layer in the production process can be eliminated in time.
- the potential difference effectively prevents electrostatic breakdown during the production process.
- the foregoing antistatic device may be formed simultaneously while manufacturing a thin film transistor to avoid electrostatic breakdown between different conductive layers during the process of fabricating the thin film transistor.
- the vias spanning the two conductive layers only need to penetrate through an insulating layer, thereby reducing the length of the via vias and reducing the occurrence between the two conductive layers. The probability of electrical disconnection.
- Figure 1 shows a cross-sectional view of an antistatic device of the prior art
- FIG. 2 shows a cross-sectional view of an antistatic device in accordance with an exemplary embodiment of the present invention.
- FIGS 3a-3h show the process of making the antistatic device shown in Figure 2.
- an antistatic device comprising: a first conductive layer; a first insulating layer formed on the first conductive layer; and an active layer formed on the first insulating layer An etch barrier layer formed on the active layer; a second conductive layer including first and second portions spaced apart from each other, formed on the etch stop layer;
- the first portion and the second portion of the second conductive layer are electrically connected to the active layer through first and second via holes formed in the etch barrier layer, respectively;
- One of the first portion and the second portion of the second conductive layer is electrically connected to the first conductive layer through a fifth via hole penetrating the etch stop layer and the first insulating layer.
- the first conductive layer and the second conductive layer can be electrically connected before the third conductive layer is disposed, thereby eliminating the potential difference between the two different conductive layers, effectively Prevent electrostatic breakdown between different conductive layers.
- a second insulating layer formed on the second conductive layer, and a third conductive layer formed on the second insulating layer are further disposed.
- the first portion and the second portion of the second conductive layer are electrically connected to the third conductive layer through third vias and fourth vias formed in the second insulating layer, respectively.
- FIG. 2 shows a cross-sectional view of an antistatic device in accordance with an exemplary embodiment of the present invention.
- an antistatic device mainly includes a first conductive layer 110, a first insulating layer 120, an active layer 130, an etch stop layer 140, a second conductive layer 150, a second insulating layer 160, and a third conductive layer. Layer 170.
- the first insulating layer 120 is formed on the first conductive layer 110.
- the active layer 130 is formed on the first insulating layer 120 by a patterning process.
- An etch barrier layer 140 is formed on the active layer 130.
- the second conductive layer 150 is formed on the etch barrier layer 140, and the second conductive layer 150 includes a first portion 151 and a second portion 152 that are formed once by a single patterning process. The first portion 151 and the second portion 152 are spaced apart from each other.
- the second insulating layer 160 is formed on the second conductive layer 150.
- the third conductive layer 170 is formed on the second insulating layer 160.
- the first portion 151 and the second portion 152 of the second conductive layer 150 pass through the first via 10 and the second via 20 formed in the etch stop layer 140, respectively. Electrically connected to the active layer 130, and the first portion 151 and the second portion 152 of the second conductive layer 150 are respectively formed in the second The third via 30 and the fourth via 40 in the edge layer 160 are electrically connected to the third conductive layer 170.
- one of the first portion 151 and the second portion 152 of the second conductive layer 150 passes through the first through the etch barrier layer 140 and the first insulating layer 120.
- the five vias 50 are electrically connected to the first conductive layer 110.
- the first portion 151 of the second conductive layer 150 is electrically coupled to the first conductive layer 110 by a fifth via 50 extending through the etch stop layer 140 and the first insulating layer 120.
- the present invention is not limited to the illustrated embodiment, for example, the positions of the first portion 151 and the second portion 152 of the second conductive layer 150 in FIG. 2 may be interchanged.
- the third conductive layer 170 may be a transparent conductive layer made of indium tin oxide (ITO).
- ITO indium tin oxide
- the first insulating layer 120 and the second insulating layer 160 may be a passivation protective layer made of an inorganic insulating material.
- the first insulating layer 120 and the second insulating layer 160 may be made of silicon dioxide SiO 2 , silicon nitride SiN x , silicon oxynitride SiO x N y , aluminum oxide Al 2 O 3 or titanium oxide TiO x .
- the active layer 130 may be a semiconductive layer made of an oxide semiconductor material.
- the active layer 130 may be made of indium gallium zinc oxide IGZO, indium gallium tin oxide oxide IGTO, or indium zinc oxide IZO.
- a substrate including the aforementioned antistatic device is provided, the substrate further including an array substrate portion having a thin film transistor array.
- Figures 3a-3h show the process of making the antistatic device shown in Figure 2.
- FIG. 2 A method of manufacturing the antistatic device shown in FIG. 2 will be described in detail below with reference to FIG. 3, which mainly includes the following steps:
- S150 forming a second conductive layer 150 on the etch barrier layer 140. As shown in FIG. 3e, the first portion 151 and the second portion 152 of the second conductive layer 150 pass through the first via hole 10 and the second via hole 20, respectively.
- the active layer 130 is electrically connected, and one of the first portion 151 and the second portion 152 of the second conductive layer 150 is electrically connected to the first conductive layer 110 through the fifth via 50;
- S180 forming a third conductive layer 170 on the second insulating layer 160. As shown in FIG. 3h, the third conductive layer 170 passes through the third via 30 and the fourth via 40 and the first portion 151 of the second conductive layer 150, respectively. The second portion 152 is electrically connected.
- an antistatic device as shown in Fig. 2 can be manufactured.
- the first portion 151 and the second portion 152 of the second conductive layer 150 pass through the first via 10 and the second via 20, respectively.
- the active layer 130 is electrically connected, and one of the first portion 151 and the second portion 152 of the second conductive layer 150 is electrically connected to the first conductive layer 110 through the fifth via 50.
- the first portion 151 of the second conductive layer 150 is electrically coupled to the first conductive layer 110 through a separate fifth via 50, and thus, the first portion 151 of the second conductive layer 150 and the first conductive layer
- the layer 110 is at the same potential.
- the active layer 130 is turned on, which causes the second conductive layer 150 to
- the first portion 151, the second portion 152, and the first conductive layer 110 are all at the same potential, thereby eliminating the potential difference between the second conductive layer 150 and the first conductive layer 110, thereby effectively preventing electrostatic discharge during production. Wear phenomenon.
- the foregoing antistatic device may be formed simultaneously while manufacturing a thin film transistor to avoid electrostatic breakdown between different conductive layers during the process of manufacturing the thin film transistor, for example, Electrostatic breakdown between the source and drain layers of the thin film transistor and the gate during the fabrication of the thin film transistor is avoided.
- the bridging vias 30, 40 bridging the third conductive layer 170 and the second conductive layer 150 need only penetrate through the second insulating layer 160. There is no need to penetrate the first insulating layer 140 and the second insulating layer 160, thereby reducing the length of the bridging vias 30, 40 across the third conductive layer 170 and the second conductive layer 150 (far less than that shown in FIG. 1)
- the length of the vias 03 in the prior art reduces the probability of electrical disconnection of the third conductive layer.
- the length of the fifth via 50 electrically connecting the second conductive layer 150 and the first conductive layer 110 is small (far less than that shown in FIG. 1).
- the length of the via hole 03 in the prior art is therefore easy to form, which reduces manufacturing difficulty and ensures reliable electrical connection between the second conductive layer 150 and the first conductive layer 110.
- the first via hole 10 and the second via hole 20 are etched from the top surface of the etch barrier layer 140 to the active layer 130, and the fifth via hole 50 is The top surface of the etch stop layer 140 is always Etching to the top surface of the first conductive layer 110.
- the first portion 151 and the second portion 152 of the second conductive layer 150 pass through the first via 10, the second The bidirectional conduction circuit formed by the via 20 and the fifth via 50 is electrically connected to the first conductive layer 110, thereby eliminating the potential difference between the second conductive layer 150 and the first conductive layer 110, thereby effectively preventing the production process. Electrostatic breakdown occurs.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- Mathematical Physics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Liquid Crystal (AREA)
- Thin Film Transistor (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (13)
- 一种防静电器件,包括:第一导电层(110);第一绝缘层(120),形成在所述第一导电层(110)上;有源层(130),形成在所述第一绝缘层(120)上;刻蚀阻挡层(140),形成在所述有源层(130)上;第二导电层(150),形成在所述刻蚀阻挡层(140)上并且包括相互隔开的第一部分(151)和第二部分(152);其中,所述第二导电层(150)的第一部分(151)和第二部分(152)分别通过形成在所述刻蚀阻挡层(140)中的第一过孔(10)和第二过孔(20)与所述有源层(130)电连接;所述第二导电层(150)的第一部分(151)和第二部分(152)中的一个通过贯穿所述刻蚀阻挡层(140)和所述第一绝缘层(120)的第五过孔(50)与所述第一导电层(110)电连接。
- 根据权利要求1所述的防静电器件,还包括:第二绝缘层(160),形成在所述第二导电层(150)上;和第三导电层(170),形成在所述第二绝缘层(160)上,所述第二导电层(150)的第一部分(151)和第二部分(152)分别通过形成在所述第二绝缘层(150)中的第三过孔(30)和第四过孔(40)与所述第三导电层(170)电连接。
- 根据权利要求2所述的防静电器件,其中,所述第三导电层(170)为由铟锡氧化物制成的透明导电层。
- 根据权利要求2所述的防静电器件,其中,所述第一绝缘层(120)和所述第二绝缘层(160)为由无机绝缘材料制成的钝化保护层。
- 根据权利要求4所述的防静电器件,其中,所述第一绝缘层(120)和所述第二绝缘层(160)由二氧化硅、氮化硅、氮氧化硅、氧化铝或氧化钛制成。
- 根据权利要求1所述的防静电器件,其中,所述有源层(130)为由氧化物半导体材料制成的半导电层。
- 根据权利要求6所述的防静电器件,其中,所述有源层(130)由铟镓锌氧化物、铟镓锡氧化物氧化或铟锌氧化物制成。
- 根据权利要求1-7中任一项所述的防静电器件,其中,所述防静电器件设置于包括薄膜晶体管的基板上。
- 一种基板,包括权利要求1至8任一项所述的防静电器件。
- 一种制造权利要求1至7任一项所述的防静电器件的方法,包括以下步骤:在所述第一导电层(110)上形成第一绝缘层(120);在所述第一绝缘层(120)上形成有源层(130);在所述有源层(130)上形成刻蚀阻挡层(140);形成贯穿所述刻蚀阻挡层(140)的第一过孔(10)和第二过孔(20)和形成贯穿所述刻蚀阻挡层(140)和所述第一绝缘层(120)的第五过孔(50);在所述刻蚀阻挡层(140)上形成第二导电层(150),其中所述第二导电层(150)的第一部分(151)和第二部分(152)分别通过所述第一过孔(10)和第二过孔(20)与所述有源层(130)电连接,所述第二导电层(150)的第一部分(151)和第二部分(152)中的一个通过所述第五过孔(50)与所述第一导电层(110)电连接。
- 根据权利要求10所述的方法,还包括:在所述第二导电层(150)上形成第二绝缘层(160);形成贯穿所述第二绝缘层(160)的第三过孔(30)和第四过孔(40);和在所述第二绝缘层(160)上形成第三导电层(170),其中所述第三导电层(170)分别通过所述第三过孔(30)和第四过孔(40)与所述第二导电层(150)的第一部分(151)和第二部分(152)电连接。
- 根据权利要求10所述的方法,其中,所述第二导电层(150)的第一部分(151)和第二部分(152)通过一次构图工艺一次性地形成在所述刻蚀阻挡层(140)上。
- 根据权利要求10-12中任一项所述的方法,其中,所述防静电器件在制造薄膜晶体管的同时同步形成。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/629,975 US10025152B2 (en) | 2016-01-05 | 2017-06-22 | Anti-electrostatic device and method for manufacturing the same, and array substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610005081.3A CN105607366B (zh) | 2016-01-05 | 2016-01-05 | 防静电器件及其制造方法、基板 |
CN201610005081.3 | 2016-01-05 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/629,975 Continuation-In-Part US10025152B2 (en) | 2016-01-05 | 2017-06-22 | Anti-electrostatic device and method for manufacturing the same, and array substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017118013A1 true WO2017118013A1 (zh) | 2017-07-13 |
Family
ID=55987400
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/094107 WO2017118013A1 (zh) | 2016-01-05 | 2016-08-09 | 防静电器件及其制造方法、基板 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10025152B2 (zh) |
CN (1) | CN105607366B (zh) |
WO (1) | WO2017118013A1 (zh) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105607366B (zh) | 2016-01-05 | 2019-03-05 | 京东方科技集团股份有限公司 | 防静电器件及其制造方法、基板 |
CN106876416B (zh) * | 2017-03-30 | 2020-02-11 | 合肥鑫晟光电科技有限公司 | 静电放电单元、阵列基板和显示面板 |
CN107329338B (zh) * | 2017-08-11 | 2020-11-10 | 京东方科技集团股份有限公司 | 一种阵列基板及其制作方法、显示面板、显示装置 |
US10901280B2 (en) | 2018-03-23 | 2021-01-26 | Wuhan China Star Optoelectronics Technology Co., Ltd. | Array substrate and display panel |
CN108490707B (zh) * | 2018-03-23 | 2020-09-04 | 武汉华星光电技术有限公司 | 阵列基板及显示面板 |
CN108389643B (zh) * | 2018-04-24 | 2023-10-24 | 京东方科技集团股份有限公司 | 间接式的平板探测器及制作方法 |
CN109727973B (zh) * | 2019-01-02 | 2021-04-23 | 合肥鑫晟光电科技有限公司 | 阵列基板的制备方法、阵列基板 |
US11036322B2 (en) * | 2019-06-24 | 2021-06-15 | Wuhan China Star Optoelectronics Technology Co., Ltd | Array substrate and method of manufacturing same |
CN111171746B (zh) * | 2020-01-03 | 2022-02-08 | 京东方科技集团股份有限公司 | 防静电散热胶带及其制备方法和显示装置及其制备方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4928161A (en) * | 1986-07-11 | 1990-05-22 | Fuji Xerox Co., Ltd. | Thin-film transistor and wiring matrix device and its forming method |
US6011309A (en) * | 1997-03-06 | 2000-01-04 | Lg Electronics Inc. | Wiring structure of thin film transistor array and method of manufacturing the same |
CN103928469A (zh) * | 2013-04-23 | 2014-07-16 | 上海天马微电子有限公司 | 一种tft阵列基板及其制造方法、显示面板 |
CN103943632A (zh) * | 2013-12-31 | 2014-07-23 | 上海天马微电子有限公司 | 一种阵列基板及其制备方法、液晶显示器 |
CN105607366A (zh) * | 2016-01-05 | 2016-05-25 | 京东方科技集团股份有限公司 | 防静电器件及其制造方法、基板 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4646420B2 (ja) * | 2001-02-28 | 2011-03-09 | 三菱電機株式会社 | 薄膜トランジスタアレイ基板およびそれを用いた表示装置 |
CN100369267C (zh) * | 2002-05-22 | 2008-02-13 | 夏普株式会社 | 半导体装置及采用其的显示装置 |
CN103715267A (zh) * | 2013-12-30 | 2014-04-09 | 京东方科技集团股份有限公司 | 薄膜晶体管、tft阵列基板及其制造方法和显示装置 |
CN104617110B (zh) * | 2015-02-02 | 2017-10-03 | 京东方科技集团股份有限公司 | 一种基板及其制作方法、显示装置 |
CN104716196B (zh) * | 2015-03-18 | 2017-08-08 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制作方法、阵列基板及显示装置 |
CN104681630B (zh) * | 2015-03-24 | 2018-04-03 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制备方法、阵列基板和显示面板 |
-
2016
- 2016-01-05 CN CN201610005081.3A patent/CN105607366B/zh active Active
- 2016-08-09 WO PCT/CN2016/094107 patent/WO2017118013A1/zh active Application Filing
-
2017
- 2017-06-22 US US15/629,975 patent/US10025152B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4928161A (en) * | 1986-07-11 | 1990-05-22 | Fuji Xerox Co., Ltd. | Thin-film transistor and wiring matrix device and its forming method |
US6011309A (en) * | 1997-03-06 | 2000-01-04 | Lg Electronics Inc. | Wiring structure of thin film transistor array and method of manufacturing the same |
CN103928469A (zh) * | 2013-04-23 | 2014-07-16 | 上海天马微电子有限公司 | 一种tft阵列基板及其制造方法、显示面板 |
CN103943632A (zh) * | 2013-12-31 | 2014-07-23 | 上海天马微电子有限公司 | 一种阵列基板及其制备方法、液晶显示器 |
CN105607366A (zh) * | 2016-01-05 | 2016-05-25 | 京东方科技集团股份有限公司 | 防静电器件及其制造方法、基板 |
Also Published As
Publication number | Publication date |
---|---|
US10025152B2 (en) | 2018-07-17 |
CN105607366A (zh) | 2016-05-25 |
US20170293189A1 (en) | 2017-10-12 |
CN105607366B (zh) | 2019-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2017118013A1 (zh) | 防静电器件及其制造方法、基板 | |
WO2021189536A1 (zh) | Oled显示面板及其制备方法、oled显示装置 | |
US11302681B2 (en) | Display device and method of manufacturing thereof | |
CN107146818B (zh) | 一种薄膜晶体管、其制作方法、阵列基板及显示装置 | |
WO2015100935A1 (zh) | 阵列基板及其制造方法、以及显示装置 | |
TWI427784B (zh) | 畫素結構的製造方法及有機發光元件的製造方法 | |
KR101668166B1 (ko) | 어레이 기판, 디스플레이 장치, 및 어레이 기판의 제조 방법 | |
US9450103B2 (en) | Thin film transistor, method for manufacturing the same, display device and electronic product | |
TWI545733B (zh) | 顯示面板 | |
WO2019148579A1 (zh) | 薄膜晶体管阵列基板及其制造方法 | |
WO2017202057A1 (zh) | 电子器件、薄膜晶体管、以及阵列基板及其制作方法 | |
WO2017202188A1 (zh) | 显示基板的制作方法、显示基板和显示装置 | |
JP5309547B2 (ja) | 薄膜トランジスタパネルおよびその製造方法 | |
US10340392B2 (en) | Semiconductor device including mark portion and production method for same | |
WO2021017243A1 (zh) | 显示面板母板和显示面板母板的制备方法 | |
JP2008135520A (ja) | 薄膜トランジスタパネルおよびその製造方法 | |
JP2017220632A (ja) | 半導体装置及び半導体装置の製造方法 | |
US9741861B2 (en) | Display device and method for manufacturing the same | |
KR101318601B1 (ko) | Tft 기판 및 tft 기판의 제조 방법 | |
CN104835827B (zh) | 显示面板 | |
WO2016155194A1 (zh) | 一种阵列基板及其制备方法、显示装置 | |
WO2015096287A1 (zh) | 薄膜晶体管、阵列基板和显示装置 | |
CN110854113B (zh) | 静电防护结构、制造方法以及阵列基板母板 | |
TW202111914A (zh) | 元件基板及其製造方法 | |
WO2016090674A1 (zh) | 薄膜晶体管 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16883146 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16883146 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 18/06/2019) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16883146 Country of ref document: EP Kind code of ref document: A1 |