WO2017202188A1 - 显示基板的制作方法、显示基板和显示装置 - Google Patents
显示基板的制作方法、显示基板和显示装置 Download PDFInfo
- Publication number
- WO2017202188A1 WO2017202188A1 PCT/CN2017/083125 CN2017083125W WO2017202188A1 WO 2017202188 A1 WO2017202188 A1 WO 2017202188A1 CN 2017083125 W CN2017083125 W CN 2017083125W WO 2017202188 A1 WO2017202188 A1 WO 2017202188A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- pattern
- conductive
- insulating layer
- insulating
- layer
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 128
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 43
- 229910052751 metal Inorganic materials 0.000 claims abstract description 99
- 239000002184 metal Substances 0.000 claims abstract description 99
- 238000000059 patterning Methods 0.000 claims abstract description 39
- 238000000034 method Methods 0.000 claims abstract description 32
- 229920002120 photoresistant polymer Polymers 0.000 claims description 56
- 230000002093 peripheral effect Effects 0.000 claims description 13
- 239000000463 material Substances 0.000 claims description 9
- 229910044991 metal oxide Inorganic materials 0.000 claims description 5
- 150000004706 metal oxides Chemical class 0.000 claims description 5
- 239000011347 resin Substances 0.000 claims description 2
- 229920005989 resin Polymers 0.000 claims description 2
- 230000000717 retained effect Effects 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 157
- 230000003068 static effect Effects 0.000 description 15
- 239000010409 thin film Substances 0.000 description 7
- 230000005611 electricity Effects 0.000 description 6
- 239000010936 titanium Substances 0.000 description 6
- 230000007547 defect Effects 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 4
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 229910052750 molybdenum Inorganic materials 0.000 description 3
- 239000011733 molybdenum Substances 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 229910001257 Nb alloy Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- NJWNEWQMQCGRDO-UHFFFAOYSA-N indium zinc Chemical compound [Zn].[In] NJWNEWQMQCGRDO-UHFFFAOYSA-N 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- QNTVPKHKFIYODU-UHFFFAOYSA-N aluminum niobium Chemical compound [Al].[Nb] QNTVPKHKFIYODU-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- DTSBBUTWIOVIBV-UHFFFAOYSA-N molybdenum niobium Chemical compound [Nb].[Mo] DTSBBUTWIOVIBV-UHFFFAOYSA-N 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
Definitions
- At least one embodiment of the present disclosure is directed to a method of fabricating a display substrate, a display substrate, and a display device.
- a plurality of insulating layers are included in the display substrate, and when an insulating layer pattern (via holes of the insulating layer) is formed, static electricity is easily generated, and static electricity is liable to cause a defect to the metal structure.
- At least one embodiment of the present disclosure is directed to a method of fabricating a display substrate, a display substrate, and a display device to avoid occurrence of defects caused by static charge during fabrication of the display substrate.
- At least one embodiment of the present disclosure provides a method of fabricating a display substrate, including:
- An orthographic projection of the first metal pattern on the substrate substrate and an orthographic projection of the second metal pattern on the substrate substrate have overlapping portions
- an orthographic projection of the first conductive pattern on the substrate substrate covers at least the overlapping portion.
- At least one embodiment of the present disclosure provides a display substrate formed using a method provided by at least one embodiment of the present disclosure.
- At least one embodiment of the present disclosure provides a display device including a display substrate provided by at least one embodiment of the present disclosure.
- 1A is a display substrate area division
- 1B is a partial schematic view showing a peripheral region of a substrate
- FIG. 2 is a flow chart of a method for fabricating a display substrate according to Embodiment 1 of the present disclosure
- 3A-3M are schematic diagrams showing a method of fabricating a display substrate according to Embodiment 1 of the present disclosure, the left side is a cross-sectional view along A-B in FIG. 1B, and the right side is a cross-sectional view along C-D in FIG. 1B;
- 4A, 4B, and 4C are schematic views showing a part of steps of a method for fabricating a display substrate including a fourth insulating pattern according to Embodiment 2 of the present disclosure
- FIG. 5 is a schematic view showing a display area of a substrate and a display substrate
- 6A-6L are schematic diagrams showing a method of fabricating a display substrate according to Embodiment 3 of the present disclosure, the left side is a cross-sectional view taken along E-F in FIG. 5, and the right side is a cross-sectional view along G-H in FIG.
- FIG. 7 is a display substrate provided with a fourth insulating layer formed by the method provided in Embodiment 4 of the present disclosure
- FIG. 8 is another display substrate formed by the method provided in Embodiment 6 of the present disclosure.
- a general display substrate may include a plurality of metal layers formed on a base substrate, and a metal pattern among the plurality of metal layers may have an overlapping region in a direction perpendicular to the substrate substrate, and a via hole in a subsequent insulating layer
- the generated static electricity can affect existing metal structures, especially overlapping regions, such as insulating layers between two metal layers, such as metal layers of overlapping regions, resulting in defects.
- the plurality of metal layers includes an SD layer and a gate layer.
- the SD layer includes, for example, at least one of a data line, a source and a drain, or a metal structure formed in the same layer as at least one of the data line, the source and the drain, and the gate layer includes, for example, at least one of a gate and a gate line. Or a metal structure formed in the same layer as at least one of the gate electrode and the gate line, but is not limited thereto.
- the above overlapping regions exist in the SD layer and the gate layer, so that it is liable to cause defects due to static electricity.
- At least one embodiment of the present disclosure provides a method of fabricating a display substrate, including:
- An orthographic projection of the first metal pattern on the substrate substrate and an orthographic projection of the second metal pattern on the substrate substrate have overlapping portions
- the orthographic projection of the first conductive pattern on the substrate substrate covers at least the overlapping portion.
- At least one embodiment of the present disclosure provides a method of fabricating a display substrate that avoids the occurrence of defects caused by static charges during fabrication of the display substrate.
- the display substrate generally includes a display area 001 and a peripheral area 002 disposed on at least one side of the display area 001.
- the peripheral area 002 is disposed around the display area 001 in FIG. 1A as an example, but is not limited thereto.
- the method of this embodiment is applicable to at least one of the display area 001 and the peripheral area 002. Due to the denser wiring in the peripheral area, static electricity is more likely to occur during the manufacturing process of the insulating pattern (insulating layer via), and the effect is more obvious.
- FIG. 1B A schematic plan view of a partial region in the peripheral region 002 is shown in FIG. 1B, and a first metal pattern 101 and a second metal pattern 102, a first metal pattern 101 and a second metal pattern are disposed on the base substrate 100 in FIG. 1B.
- An insulating arrangement between 102 for example, an insulating layer may be disposed between the first metal pattern 101 and the second metal pattern 102.
- the projection of the first metal pattern 101 on the base substrate 100 and the projection of the second metal pattern 102 on the base substrate 100 have overlapping portions 103. In the method of manufacturing the display substrate, the position of the overlapping portion 103 is liable to be caused by static electricity.
- the embodiment provides a method for manufacturing a display substrate, which includes the following steps.
- a first metal pattern 101 is formed on the base substrate 100; a first insulating layer 111 is formed on the first metal pattern 101; a second metal pattern 102 is formed on the first insulating layer 111; A second insulating layer 112 is formed on the metal pattern 102; a first conductive layer 113 is formed on the second insulating layer 112.
- the first conductive layer 113 is patterned to form a first conductive pattern 1130.
- the second insulating layer 112 is patterned to form a second insulating pattern 1120.
- the orthographic projection of the first metal pattern 101 on the base substrate 100 and the orthographic projection of the second metal pattern 102 on the base substrate 100 have overlapping portions 103.
- the orthographic projection of the first conductive pattern 1130 on the substrate substrate 100 covers at least the overlapping portion 103.
- the orthographic projection of the first conductive pattern 1130 on the substrate substrate 100 covers at least the overlapping portion 103, so that the first conductive pattern 1130 can be dispersed to pattern the second insulating layer 112.
- the static charge generated during the process avoids the disadvantages caused by static charges.
- the first insulating layer 111 is patterned to form a first insulating pattern 1110.
- the first conductive pattern 1130 is on the substrate substrate 100.
- the upper orthographic projection covers at least the overlapping portion 103. Also, since the overlapping portion 103 is covered by the first conductive pattern 1130 during the fabrication of the first insulating pattern 1110, the first conductive pattern 1130 can disperse the static charge generated during the patterning of the first insulating layer 111, thereby avoiding generation. Bad due to static charge.
- the first metal pattern 101 further includes a first end 1011
- the second metal pattern 102 further includes a second end 1021
- the first conductive pattern 1130 includes a first cover portion that is independent of each other.
- the first conductive pattern 1130, the second insulating pattern 1120, and the first insulating pattern 1110 include the first through
- the conductive layer 113, the second insulating layer 112 and the first insulating layer 111 expose the first via 121 of the first end 1011 and the second via extending through the first conductive layer 113 and the second insulating layer 112 and exposing the second end 1021. Hole 122.
- patterning the first conductive layer 113 to form the first conductive pattern 1130 includes the following steps.
- a first photoresist layer 114 is formed on the first conductive layer 113.
- the first photoresist layer 114 is exposed and developed to form a first photoresist pattern 1140.
- the removed regions in the first photoresist pattern 1140 include corresponding first vias 121 and second vias. The area at the location of the aperture 122.
- the first conductive layer 113 is engraved with the first photoresist pattern 1140 as a mask.
- the first conductive pattern 1130 is formed by etching.
- patterning the second insulating layer 112 to form the second insulating pattern 1120 and patterning the first insulating layer 111 to form the first insulating pattern 1110 includes the following steps.
- the second insulating layer 112 is etched by using the first photoresist pattern 1140 as a mask to form a second insulating pattern 1120.
- the first insulating layer 111 is etched by using the first photoresist pattern 1140 as a mask to form a first insulating pattern 1110.
- the first photoresist pattern 1140 is removed to form a structure as shown in FIG. 3G.
- the second photoresist pattern 1150 is formed (as shown in FIG. 3H), and the second photoresist pattern 1150 is used.
- the first conductive pattern 1130 is patterned by the mask to remove the first cover portion 1131 of the first conductive pattern 1130, and the first conductive portion 1132 of the first conductive pattern 1130 is retained (as shown in FIG. 3I).
- forming the second photoresist pattern 1150 includes forming a second photoresist layer (forming a second photoresist layer on the structure shown in FIG. 3G), exposing and developing the second photoresist layer to form a first Two photoresist patterns 1150.
- the removal of the second photoresist pattern 1150 is also included.
- the third insulating layer 116 is formed (as shown in FIG. 3K) and the third insulating layer 116 is patterned. Forming a third insulating pattern 1160 (shown in FIG.
- the third insulating pattern 1160, the first conductive pattern 1130, the second insulating pattern 1120, and the first insulating pattern 1110 include: a portion corresponding to the first via 121
- the third insulating layer 116, the first conductive layer 113, the second insulating layer 112, and the first insulating layer 111 expose the third via 123 of the first end 1011, and penetrate the third insulating layer 116 at a position corresponding to the second via 122.
- the first conductive layer 113 and the second insulating layer 112 expose the fourth via hole 124 of the second end 1021.
- the second conductive pattern 1170 is further formed, and the second conductive pattern 1170 includes a first connection structure 1171, and the first connection structure 1171 passes through the third via 123.
- the fourth via 124 electrically connects the first end 1011 and the second end 1021.
- forming the second conductive pattern 1170 includes forming a second conductive layer (the junction shown in FIG.
- the first connection structure 1171 electrically connects the first conductive portions 1132 that are broken at the positions of the third via 123 and the fourth via 124.
- the first conductive portion 1132 electrically connects the first end 1011 and the second end 1021 through the first connection structure 1171 at the third via 123 and the fourth via 124, and the first end 1011 and the second end 1021 may be added.
- the stability of the electrical connection may be added.
- the material of the first conductive pattern 1130 includes at least one of a transparent conductive metal oxide and a metal.
- the transparent conductive metal oxide includes, for example, Indium Tin Oxide (ITO), but is not limited thereto.
- the material of the second conductive pattern 1170 includes a transparent conductive metal oxide, but is not limited thereto.
- the material of at least one of the first insulating layer 111, the second insulating layer 112, and the third insulating layer 116 includes silicon nitride (SiNx), silicon oxide (SiOx), silicon oxynitride (SiNxOy), and aluminum oxide. At least one, but not limited to this.
- the first metal pattern 101 may be formed by patterning a first metal layer by forming a first metal layer
- the second metal pattern 102 may be formed by patterning a second metal layer by forming a second metal layer.
- the first metal pattern 101 and the second metal pattern 102 include any one of molybdenum (Mo), molybdenum-niobium alloy, aluminum (Al), aluminum-niobium alloy (AlNd), titanium (Ti), and copper (Cu).
- the single-layer structure is a laminated structure obtained by forming a sub-layer of molybdenum/aluminum/molybdenum (Mo/Al/Mo), titanium/aluminum/titanium (Ti/Al/Ti), but is not limited thereto.
- the patterning or patterning process may include only a photolithography process, or a photolithography process and an etching process, or may include other processes for forming a predetermined pattern, such as printing, inkjet, and the like.
- the photolithography process refers to a process including film formation, exposure, development, and the like, and forms a pattern by using a photoresist, a mask, an exposure machine, or the like.
- the corresponding patterning process can be selected in accordance with the structure formed in the embodiments of the present disclosure.
- the manufacturing method of the display substrate provided in this embodiment is different from that in the first embodiment in that, as shown in FIG. 4A, the fourth insulating pattern 1180 is formed on the second insulating layer 112, and the fourth insulating pattern 1180 is formed.
- a resin further including, for example, an acrylic resin or a polyimide resin, But it is not limited to this.
- forming the fourth insulating pattern 1180 includes: forming a fourth insulating layer, forming a fourth photoresist layer on the fourth insulating layer, exposing and developing the fourth photoresist layer to form a fourth photoresist pattern, The fourth insulating layer is etched using the fourth photoresist pattern as a mask to form a fourth insulating pattern 1180.
- FIG. 4B shows the first via 121 and the second via 122 formed.
- FIG. 4C shows the formed third insulating pattern and the first connection structure 1171.
- 4A of the present embodiment may correspond to the step of FIG. 3A
- FIG. 4B may correspond to the step of FIG. 3G
- FIG. 4C may correspond to the step of FIG. 3M, except that the fourth insulating pattern 1180 is disposed, which may be correspondingly referred to FIG. 3M.
- the material of the first conductive pattern 1130 may be a transparent conductive metal oxide, but is not limited thereto.
- Fig. 5 is a view showing the structure of a display substrate and a display area.
- the manufacturing method of the display substrate provided in this embodiment includes the following steps.
- a first metal pattern 101 is formed on the base substrate 100; a first insulating layer 111 is formed on the first metal pattern 101; a second metal pattern 102 is formed on the first insulating layer 111; A second insulating layer 112 is formed on the metal pattern 102; a first conductive layer 113 is formed on the second insulating layer 112.
- the first metal pattern 101 includes a gate electrode 1013
- the second metal pattern 102 includes a source electrode 1023 and a drain electrode 1024, which are further formed at a position corresponding to the gate electrode 1013 between the first insulating layer 111 and the second metal pattern 102.
- a pattern of the active layer 119 is formed on the base substrate 100; a first insulating layer 111 is formed on the first metal pattern 101; a second metal pattern 102 is formed on the first insulating layer 111; A second insulating layer 112 is formed on the metal pattern 102; a first conductive layer 113 is formed on the second insulating layer 112.
- the first conductive layer 113 is patterned to form a first conductive pattern 1130.
- the second insulating layer 112 is patterned to form a second insulating pattern 1120.
- the orthogonal projection of the first metal pattern 101 on the base substrate 100 and the orthographic projection of the second metal pattern 102 on the base substrate 100 have overlapping portions 1030.
- the orthographic projection of the first conductive pattern 1130 on the substrate substrate 100 covers at least the overlapping portion 103.
- the orthographic projection of the first conductive pattern 1130 on the substrate substrate 100 covers at least the overlapping portion 1030, so that the first conductive pattern 1130 can be dispersed to pattern the second insulating layer 112.
- the static charge generated during the process avoiding the generation of static charge Bad coming.
- the first metal pattern 101, the second metal pattern 102, and the first conductive pattern 1130 and the second conductive pattern 1170 are located in the display area 001, and the display area 001 includes a gate line 1012 and a data line 1022.
- One of the first metal pattern 101 and the second metal pattern 102 includes a gate line 1012, the other includes a data line 1022, an orthographic projection of the gate line 1012 on the base substrate 100, and an orthographic projection of the data line 1022 on the base substrate 100
- a plurality of gate lines 1012 are parallel to each other, and a plurality of data lines 1022 are parallel to each other.
- the plurality of gate lines 1012 and the plurality of data lines 1022 cross each other and are insulated from each other, and define a plurality of sub-pixels 0010. It should be noted that, here is only an example, and the display area may also be other structures.
- the thin film transistor can be divided into a top gate and a bottom gate structure according to the position of the gate with respect to the active layer, and can be divided into a top contact and a bottom contact structure according to the position of the source/drain electrode relative to the active layer.
- the embodiment of the present disclosure is described by taking a thin film transistor of a bottom gate structure as an example, but a thin film transistor of a top gate structure may also be used.
- the embodiment of the present disclosure is described by taking a thin film transistor of a top contact structure as an example.
- the bottom contact thin film transistor can also be used, which is not limited by the embodiment of the present disclosure.
- the first conductive pattern 1130 of the display region includes a second cover portion 1133 and a second conductive portion 1134, and during the patterning of the second insulating layer 112, the second cover portion
- the orthographic projection of 1133 on the base substrate 100 covers at least the overlapping portion 1030.
- the orthographic projection of the second cover portion 1133 on the base substrate 100 covers at least the overlapping portion 1030.
- the method further includes forming a third insulating layer 116 and patterning the third insulating layer 116 to form a third insulating pattern 1160, the first metal pattern 101 and One of the second metal patterns 102 further includes a drain 1024, and at least two of the first insulating layer 111, the second insulating layer 112, and the third insulating layer 116 include a fifth portion corresponding to the drain 1024 and exposing the drain 1024. Via 125.
- the second conductive pattern 1170 includes a second connection structure 1172 and a second electrode 1173.
- the second connection structure 1172 electrically connects the drain 1024 and the first electrode 1134 to form a structure in which the pixel electrode 131 and the drain 1024 are electrically connected, and the second electrode 1173 is a common electrode 132.
- the portion of the second conductive pattern in FIG. 6L other than the second connection structure 1172 is the common electrode 132.
- the number of insulating layers through which the fifth via hole penetrates depends on the number of insulating layers provided between the pixel electrode and the drain.
- the present disclosure does not limit the number of insulating layers provided, and the number of insulating layers may be determined as needed.
- patterning the first conductive layer 113 to form the first conductive pattern 1130 includes:
- a first photoresist layer 114 is formed on the first conductive layer 113;
- the first photoresist layer 114 is exposed and developed to form a first photoresist pattern 1140.
- the removed region of the first photoresist pattern 1140 includes a region corresponding to the position of the fifth via 121. ;
- the first conductive layer 113 is etched by using the first photoresist pattern 1140 as a mask to form a first conductive pattern 1130.
- patterning the second insulating layer 112 to form the second insulating pattern 1120 includes: etching the second insulating layer 112 by using the first photoresist pattern 1140 as a mask to form a second Insulation pattern 1120.
- the removal of the first photoresist pattern 1140 also includes forming a structure as shown in FIG. 6F.
- the method further includes forming a second photoresist pattern 1150 and using the second photoresist pattern 1150 as a mask to the first conductive pattern.
- 1130 performs patterning to remove the second cover portion 1133 in the first conductive pattern 1130, leaving the second conductive portion 1134 in the first conductive pattern 1130.
- forming the second photoresist pattern 1150 includes forming a second photoresist layer (forming a second photoresist layer on the structure shown in FIG. 6F), exposing and developing the second photoresist layer to form a first Two photoresist patterns 1150.
- the second photoresist pattern 1150 is also removed.
- the material of the first conductive pattern 1130, the second conductive pattern 1170, the first metal pattern 101, and the second metal pattern 102 refer to Embodiment 1, and details are not described herein again.
- the material of the active layer 119 of the thin film transistor includes amorphous silicon, polycrystalline silicon, an oxide semiconductor, etc.
- Further oxide semiconductors include, for example, Indium Gallium Zinc Oxide (IGZO) and Indium Zinc (Indium Zinc). Oxide, IZO), but not limited to this.
- IGZO Indium Gallium Zinc Oxide
- Oxide IZO
- an etch stop layer may be disposed between the layer where the source and drain are located and the active layer to avoid the etchant to the active layer during the wet etching process of the source and drain electrodes. Damage, but Embodiments of the present disclosure are not limited thereto. The embodiment of the present disclosure does not limit the material of the active layer 119.
- the present embodiment is different from Embodiment 3 in that the display substrate includes a fourth insulating pattern 1180.
- the fifth insulating pattern 1180 includes a fifth via 125 penetrating through the fourth insulating layer.
- both the display area 001 and the peripheral area adopt the method of the present disclosure, and the first conductive pattern is used to disperse the static charge generated in the manufacturing process.
- the first metal pattern 101, the second metal pattern 102, the first conductive pattern 1130, and the second conductive pattern 1170 described in Embodiment 1 and/or Embodiment 2 are located in the peripheral region 002, and combined with Embodiment 3 or 4 That is the content of this embodiment.
- the display area includes a plurality of gate lines 1012, a plurality of data lines 1022, a gate 1013, a source 1023, and a drain 1024.
- the gate electrode 1013 is formed in the same layer as one of the first metal pattern 101 and the second metal pattern 102
- the drain electrode 1024 is formed in the same layer as the other of the first metal pattern 101 and the second metal pattern 102
- the first electrode 1134 and the first electrode A conductive pattern 1130 is formed in the same layer
- the second electrode 1173 is formed in the same layer as the second conductive pattern 1170.
- FIG. 6A-6E corresponds to the steps of FIG. 3A-3E
- FIG. 6F-6L respectively corresponds to the steps of FIG. 3G-3M as an example. That is, FIG. 6A corresponds to FIG. 3A, FIG. 6B corresponds to FIG. 3B, and so on.
- the previous forming steps are slightly different (the active layer 119 in which the thin film transistor is formed in FIG. 6A), in the subsequent steps, the display region does not need to be patterned for the first insulating layer, and may correspond to each other (first The insulating layer is patterned only in the peripheral area). Please refer to Figures 3A-3M and Figures 6A-6L for specific steps.
- the second cover portion 1133 may not be provided in this embodiment. Only the overlapping portion of the peripheral area may be covered by the first conductive pattern.
- the difference between this embodiment and the embodiment 5 is that the pattern structure of the first conductive pattern and the second conductive pattern of the display area is adjusted, and the fourth insulating pattern 1180 is provided.
- the fourth insulation pattern 1180 reference may be made to the previous description.
- the first electrode 1134 is a common electrode 132 and the second electrode 1173 is a pixel electrode 131.
- the display substrate provided in this embodiment is formed by any of the methods described in Embodiments 1-6.
- the display substrate can be, for example, an array substrate.
- the display device provided in this embodiment includes any of the display substrates described in Embodiment 7.
- the display device may be a display device such as a liquid crystal display, an electronic paper, an OLED (Organic Light-Emitting Diode) display, and a television, a digital camera, a mobile phone, a watch, a tablet, a notebook computer, and a navigation device including the display device. Any product or component that has a display function.
- a display device such as a liquid crystal display, an electronic paper, an OLED (Organic Light-Emitting Diode) display, and a television, a digital camera, a mobile phone, a watch, a tablet, a notebook computer, and a navigation device including the display device. Any product or component that has a display function.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
Description
Claims (22)
- 一种显示基板的制作方法,包括:在衬底基板上形成第一金属图形;在所述第一金属图形上形成第一绝缘层;在所述第一绝缘层上形成第二金属图形;在所述第二金属图形上形成第二绝缘层;在所述第二绝缘层上形成第一导电层;对所述第一导电层进行构图形成第一导电图形;在形成所述第一导电图形后,对所述第二绝缘层进行构图形成第二绝缘图形;其中,所述第一金属图形在所述衬底基板上的正投影和所述第二金属图形在所述衬底基板上的正投影具有重叠部分;在对所述第二绝缘层进行构图的过程中,所述第一导电图形在所述衬底基板上的正投影至少覆盖所述重叠部分。
- 根据权利要求1所述的显示基板的制作方法,还包括对所述第一绝缘层进行构图形成第一绝缘图形,其中,在对所述第一绝缘层进行构图的过程中,所述第一导电图形在所述衬底基板上的正投影至少覆盖所述重叠部分。
- 根据权利要求2所述的显示基板的制作方法,其中,所述第一金属图形还包括第一端,所述第二金属图形还包括第二端,所述第一导电图形包括相互独立的第一覆盖部和第一导电部,所述第一覆盖部在所述衬底基板上的正投影至少覆盖所述重叠部分;所述第一导电图形、所述第二绝缘图形和所述第一绝缘图形中包括贯穿所述第一导电层、所述第二绝缘层和所述第一绝缘层并暴露所述第一端的第一过孔以及贯穿所述第一导电层、所述第二绝缘层并暴露所述第二端的第二过孔。
- 根据权利要求3所述的显示基板的制作方法,其中,对所述第一导电层进行构图形成第一导电图形包括:在所述第一导电层上形成第一光刻胶层;对所述第一光刻胶层进行曝光、显影,形成第一光刻胶图形,其中,所述第一光刻胶图形中被去除区域包括对应所述第一过孔和所述第二过孔位置 处的区域;以所述第一光刻胶图形为掩膜对所述第一导电层进行刻蚀,形成所述第一导电图形。
- 根据权利要求4所述的显示基板的制作方法,对所述第二绝缘层进行构图形成所述第二绝缘图形以及对所述第一绝缘层进行构图形成所述第一绝缘图形包括:以所述第一光刻胶图形为掩膜对所述第二绝缘层进行刻蚀,形成所述第二绝缘图形;以所述第一光刻胶图形为掩膜对所述第一绝缘层进行刻蚀,形成所述第一绝缘图形。
- 根据权利要求5所述的显示基板的制作方法,形成所述第一绝缘图形后,还包括去除所述第一光刻胶图形。
- 根据权利要求6所述的显示基板的制作方法,去除所述第一光刻胶图形之后,还包括形成第二光刻胶图形,并以所述第二光刻胶图形为掩膜对所述第一导电图形进行构图,去除所述第一导电图形中的所述第一覆盖部,保留所述第一导电图形中的第一导电部。
- 根据权利要求7所述的显示基板的制作方法,还包括去除所述第二光刻胶图形。
- 根据权利要求3-8任一项所述的显示基板的制作方法,形成所述第二绝缘图形和所述第一绝缘图形之后,还包括形成第三绝缘层并对所述第三绝缘层进行构图形成第三绝缘图形,其中,所述第三绝缘图形、所述第一导电图形、所述第二绝缘图形以及所述第一绝缘图形中包括:对应所述第一过孔位置处贯通所述第三绝缘层、所述第一导电层、所述第二绝缘层以及所述第一绝缘层并暴露所述第一端的第三过孔,以及对应所述第二过孔位置处贯通所述第三绝缘层、所述第一导电层、所述第二绝缘层并暴露所述第二端的第四过孔。
- 根据权利要求9所述的显示基板的制作方法,形成所述第三绝缘图形后,还包括形成第二导电图形,其中,所述第二导电图形包括第一连接结构,所述第一连接结构通过所述第三过孔和所述第四过孔将所述第一端和所述第二端电连接。
- 根据权利要求10所述的显示基板的制作方法,其中,所述第一连接结构将在所述第三过孔和所述第四过孔位置处断开的所述第一导电部电连接,从而所述第一导电部经所述第三过孔和所述第四过孔处的所述第一连接结构将所述第一端和所述第二端电连接。
- 根据权利要求10所述的显示基板的制作方法,其中,所述显示基板包括显示区和设置在所述显示区至少一侧的周边区,所述第一金属图形、所述第二金属图形、所述第一导电图形和所述第二导电图形位于所述周边区,所述显示区包括栅极、漏极、第一电极和第二电极,所述栅极与所述第一金属图形和所述第二金属图形之一同层形成,所述漏极与所述第一金属图形和所述第二金属图形中另一个同层形成,所述第一电极与所述第一导电图形同层形成,所述第二电极与所述第二导电图形同层形成。
- 根据权利要求12所述的显示基板的制作方法,其中,所述第一电极和所述第二电极之一为像素电极,另一个为公共电极。
- 根据权利要求12所述的显示基板的制作方法,其中,所述显示区还包括与所述第二导电图形同层形成的第二连接结构,所述第二连接结构将所述漏极和所述第一电极电连接,形成像素电极与所述漏极电连接的结构,所述第二电极为公共电极。
- 根据权利要求1所述的显示基板的制作方法,其中,所述显示基板包括显示区和设置在所述显示区至少一侧的周边区,所述第一金属图形、所述第二金属图形和所述第一导电图形位于所述显示区,所述显示区包括栅线和数据线,所述第一金属图形和所述第二金属图形之一包括所述栅线,另一个包括所述数据线,所述栅线在所述衬底基板上的正投影和所述数据线在所述衬底基板上的正投影具有所述重叠部分。
- 根据权利要求15所述的显示基板的制作方法,形成所述第二绝缘图形之后,还包括形成第三绝缘层并对所述第三绝缘层进行构图形成第三绝缘图形,其中,所述第一金属图形和所述第二金属图形之一还包括漏极,所述第一绝缘层、所述第二绝缘层和所述第三绝缘层中至少两层中包括对应所述漏极位置处并暴露所述漏极的第五过孔。
- 根据权利要求16所述的显示基板的制作方法,形成所述第三绝缘图形后,还包括形成第二导电图形;所述第一导电图形包括公共电极,所述第 二导电图形包括像素电极,所述像素电极经所述第五过孔与所述漏极电连接。
- 根据权利要求16所述的显示基板的制作方法,其中,形成所述第三绝缘图形后,还包括形成第二导电图形,所述第二导电图形包括第二连接结构和公共电极;所述第一导电图形包括第二覆盖部和第二导电部,在对所述第二绝缘层进行构图的过程中,所述第二覆盖部在所述衬底基板上的正投影至少覆盖所述重叠部分;通过所述第五过孔,所述第二连接结构将所述漏极和所述第二导电部电连接,形成像素电极与所述漏极电连接的结构。
- 根据权利要求1-18任一项所述的显示基板的制作方法,其中,所述第一导电图形的材质包括导电金属氧化物、金属中至少之一。
- 根据权利要求1-18任一项所述的显示基板的制作方法,还包括形成位于所述第二绝缘层之上的第四绝缘图形,其中,所述第四绝缘图形材质包括树脂。
- 一种显示基板,采用权利要求1-20任一项所述的方法形成。
- 一种显示装置,包括权利要求21所述的显示基板。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/574,350 US10109654B2 (en) | 2016-05-27 | 2017-05-05 | Manufacturing method of display substrate, display substrate and display device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610366137.8A CN106128950B (zh) | 2016-05-27 | 2016-05-27 | 显示基板的制作方法、显示基板和显示装置 |
CN201610366137.8 | 2016-05-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017202188A1 true WO2017202188A1 (zh) | 2017-11-30 |
Family
ID=57269907
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2017/083125 WO2017202188A1 (zh) | 2016-05-27 | 2017-05-05 | 显示基板的制作方法、显示基板和显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10109654B2 (zh) |
CN (1) | CN106128950B (zh) |
WO (1) | WO2017202188A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180219024A1 (en) * | 2016-06-29 | 2018-08-02 | Boe Technology Group Co., Ltd. | Array substrate, manufacturing method thereof and display device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106128950B (zh) * | 2016-05-27 | 2019-01-22 | 京东方科技集团股份有限公司 | 显示基板的制作方法、显示基板和显示装置 |
CN107682001B (zh) * | 2017-09-19 | 2020-01-10 | 武汉华星光电技术有限公司 | 一种触摸屏开关、触摸屏及触摸屏开关的制作方法 |
CN111638616B (zh) * | 2019-03-01 | 2022-04-15 | 京东方科技集团股份有限公司 | 显示基板及其制作方法、显示面板及其制作方法 |
CN114120848B (zh) * | 2020-09-01 | 2023-12-08 | 京东方科技集团股份有限公司 | 一种显示面板及其制备方法、显示装置 |
US20240069680A1 (en) * | 2021-03-31 | 2024-02-29 | Beijing Boe Display Technology Co., Ltd. | Display substrate and display apparatus |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101009304A (zh) * | 2007-01-09 | 2007-08-01 | 友达光电股份有限公司 | 像素结构及有机电激发光组件 |
CN101893799A (zh) * | 2009-05-22 | 2010-11-24 | 上海天马微电子有限公司 | 液晶显示面板及其制造方法 |
US20150200145A1 (en) * | 2014-01-13 | 2015-07-16 | Samsung Display Co., Ltd. | Display substrate, method of manufacturing the same and display apparatus having the same |
CN104952867A (zh) * | 2014-03-24 | 2015-09-30 | 元太科技工业股份有限公司 | 接触窗结构、像素结构及像素结构的制造方法 |
CN106128950A (zh) * | 2016-05-27 | 2016-11-16 | 京东方科技集团股份有限公司 | 显示基板的制作方法、显示基板和显示装置 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101290408B (zh) * | 2007-04-17 | 2010-04-14 | 北京京东方光电科技有限公司 | 一种薄膜晶体管显示器 |
US7986042B2 (en) * | 2009-04-14 | 2011-07-26 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
CN103226268B (zh) * | 2013-04-12 | 2016-05-18 | 京东方科技集团股份有限公司 | 一种阵列基板、液晶显示面板及显示装置 |
CN103926773B (zh) * | 2014-03-21 | 2016-08-17 | 京东方科技集团股份有限公司 | 一种阵列基板、液晶显示面板及显示装置 |
-
2016
- 2016-05-27 CN CN201610366137.8A patent/CN106128950B/zh active Active
-
2017
- 2017-05-05 WO PCT/CN2017/083125 patent/WO2017202188A1/zh active Application Filing
- 2017-05-05 US US15/574,350 patent/US10109654B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101009304A (zh) * | 2007-01-09 | 2007-08-01 | 友达光电股份有限公司 | 像素结构及有机电激发光组件 |
CN101893799A (zh) * | 2009-05-22 | 2010-11-24 | 上海天马微电子有限公司 | 液晶显示面板及其制造方法 |
US20150200145A1 (en) * | 2014-01-13 | 2015-07-16 | Samsung Display Co., Ltd. | Display substrate, method of manufacturing the same and display apparatus having the same |
CN104952867A (zh) * | 2014-03-24 | 2015-09-30 | 元太科技工业股份有限公司 | 接触窗结构、像素结构及像素结构的制造方法 |
CN106128950A (zh) * | 2016-05-27 | 2016-11-16 | 京东方科技集团股份有限公司 | 显示基板的制作方法、显示基板和显示装置 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180219024A1 (en) * | 2016-06-29 | 2018-08-02 | Boe Technology Group Co., Ltd. | Array substrate, manufacturing method thereof and display device |
US10109653B2 (en) * | 2016-06-29 | 2018-10-23 | Boe Technology Group Co., Ltd. | Array substrate, manufacturing method thereof and display device |
Also Published As
Publication number | Publication date |
---|---|
US10109654B2 (en) | 2018-10-23 |
CN106128950A (zh) | 2016-11-16 |
US20180233515A1 (en) | 2018-08-16 |
CN106128950B (zh) | 2019-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2017202188A1 (zh) | 显示基板的制作方法、显示基板和显示装置 | |
CN108493198B (zh) | 阵列基板及其制作方法、有机发光二极管显示装置 | |
CN105161505B (zh) | 一种阵列基板及其制作方法、显示面板 | |
WO2018214727A1 (zh) | 柔性显示基板及其制作方法、显示装置 | |
CN109360828B (zh) | 显示基板及其制造方法、显示装置 | |
US9299763B2 (en) | Thin film transistor array substrate and method of manufacturing the same | |
WO2016061940A1 (zh) | 薄膜晶体管阵列基板及其制作方法、显示装置 | |
TWI460516B (zh) | 畫素結構及其製作方法 | |
CN107146818B (zh) | 一种薄膜晶体管、其制作方法、阵列基板及显示装置 | |
US10644037B2 (en) | Via-hole connection structure and method of manufacturing the same, and array substrate and method of manufacturing the same | |
US9450103B2 (en) | Thin film transistor, method for manufacturing the same, display device and electronic product | |
WO2017020480A1 (zh) | 薄膜晶体管及阵列基板的制备方法、阵列基板及显示装置 | |
WO2016145769A1 (zh) | 薄膜晶体管及其制作方法、阵列基板及显示装置 | |
WO2018223654A1 (zh) | 阵列基板及其制作方法和显示装置 | |
TW201327584A (zh) | 面板及其製法 | |
EP3236499A1 (en) | Array substrate and manufacturing method therefor, and display device | |
KR20110067765A (ko) | 박막 트랜지스터 표시판 및 그 제조 방법 | |
US9472578B2 (en) | Display substrate and fabricating method thereof, display panel, and display device | |
US9741861B2 (en) | Display device and method for manufacturing the same | |
CN110854175B (zh) | 阵列基板及其制备方法、显示面板 | |
WO2021097995A1 (zh) | 一种阵列基板及其制备方法 | |
US20190043897A1 (en) | Method for fabricating array substrate, array substrate and display device | |
US10763283B2 (en) | Array substrate, manufacturing method thereof, display panel and manufacturing method thereof | |
WO2015090004A1 (zh) | 阵列基板及其制备方法 | |
CN113056822A (zh) | 显示基板母板的制作方法和显示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 15574350 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17802034 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 17802034 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 19/07/2019) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 17802034 Country of ref document: EP Kind code of ref document: A1 |