US20180219024A1 - Array substrate, manufacturing method thereof and display device - Google Patents
Array substrate, manufacturing method thereof and display device Download PDFInfo
- Publication number
- US20180219024A1 US20180219024A1 US15/568,155 US201715568155A US2018219024A1 US 20180219024 A1 US20180219024 A1 US 20180219024A1 US 201715568155 A US201715568155 A US 201715568155A US 2018219024 A1 US2018219024 A1 US 2018219024A1
- Authority
- US
- United States
- Prior art keywords
- conductive layer
- layer
- array substrate
- electrode
- drain electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 84
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 27
- 238000002161 passivation Methods 0.000 claims abstract description 59
- 230000000149 penetrating effect Effects 0.000 claims abstract description 5
- 239000010409 thin film Substances 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 claims description 56
- 238000000059 patterning Methods 0.000 claims description 23
- 239000010408 film Substances 0.000 claims description 14
- 230000002093 peripheral effect Effects 0.000 claims description 14
- 238000000137 annealing Methods 0.000 claims description 9
- 238000005530 etching Methods 0.000 description 13
- 239000000463 material Substances 0.000 description 9
- 238000010586 diagram Methods 0.000 description 7
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/133345—Insulating layers
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
- H01L27/1244—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
- G02F1/136295—Materials; Compositions; Manufacture processes
-
- G02F2001/136295—
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
- G02F2201/121—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode common or background
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
- G02F2201/123—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel
Definitions
- the present disclosure relates to an array substrate, a manufacturing method thereof and a display device.
- TFT-LCD thin-film transistor liquid crystal display
- LCD liquid crystal display
- One embodiment of the disclosure provides an array substrate, comprising: a base substrate; a thin-film transistor (TFT) and a first conductive layer formed on the base substrate; and a passivation layer formed on the TFT and the first conductive layer, wherein the TFT includes a source electrode and a drain electrode; the first conductive layer is arranged in the same layer with the source electrode and the drain electrode; a second conductive layer is disposed on a side of the first conductive layer opposite to the passivation layer; the passivation layer is provided with a through hole penetrating therethrough; and an orthographic projection of the through hole on the base substrate falls within an orthographic projection of the first conductive layer on the base substrate and falls within an orthographic projection of the second conductive layer on the base substrate.
- TFT thin-film transistor
- the array substrate includes a display region and a peripheral region surrounding the display region; the TFT is disposed in the display region; and the first conductive layer and the second conductive layer are disposed in the peripheral region.
- the first conductive layer and the second conductive layer contact each other.
- the second conductive layer is made of a transparent conductive oxide.
- the conductive layer is a conductive layer subjected to annealing treatment.
- the display region further includes a pixel electrode which is connected to the drain electrode of the TFT, and the second conductive layer and the pixel electrode are separately arranged in the same layer and formed by one patterning process; or the display region further includes a common electrode, and the second conductive layer and the common electrode are separately arranged in the same layer and formed by one patterning process.
- Another embodiment of the disclosure provides a method for manufacturing an array substrate, comprising: forming a source/drain electrode layer film on a base substrate, and patterning the source/drain electrode layer film to form a source electrode and a drain electrode of a TFT in a display region of the array substrate and form a first conductive layer in a peripheral region surrounding the display region of the array substrate; and forming a passivation layer on the source electrode and the drain electrode and the first conductive layer, and forming a through hole penetrating therethrough in the passivation layer, wherein before forming the first conductive layer, the method further comprises: forming a second conductive layer in the peripheral region; and an orthographic projection of the through hole on the base substrate falls within an orthographic projection of the first conductive layer on the base substrate and falls within an orthographic projection of the second conductive layer on the base substrate.
- the method further comprises: forming a pixel electrode in the display region, wherein the pixel electrode is connected with the drain electrode of the TFT; and the pixel electrode and the second conductive layer are formed by patterning a same conductive layer film.
- the method further comprises: forming a common electrode in the display region, wherein the common electrode and the second conductive layer are formed by patterning a same conductive layer film.
- forming the second conductive layer includes: forming a transparent conductive oxide film on the base substrate, and patterning the transparent conductive oxide film to form the second conductive layer.
- the method further comprises: performing annealing treatment on the second conductive layer.
- the first conductive layer and the second conductive layer make contact with each other.
- Another embodiment provides a display device, comprising the array substrate according to any one of the above embodiments or examples.
- the array substrate, the manufacturing method thereof and the display device, provided by the present disclosure can avoid poor connection of structures on upper and lower layers of passivation layer through holes caused by the over-etching of the passivation layer through holes.
- FIG. 1 a is a schematic structural plan view of the periphery of passivation layer through holes in the prior art
- FIG. 1 b is a sectional view along the AA line in FIG. 1 a;
- FIG. 2 a is a schematic diagram of a passivation layer through hole in an ideal state in the prior art
- FIG. 2 b is a schematic diagram of a passivation layer through hole in the prior art for etching one part of a source/drain electrode layer;
- FIG. 2 c is a schematic diagram of a passivation layer through hole in the prior art for completely etching the source/drain electrode layer;
- FIG. 3 is a sectional view of structures at the periphery of passivation layer through holes in the embodiment of the present disclosure
- FIG. 4 a is a schematic diagram of a passivation layer through hole in an ideal state in the embodiment of the present disclosure
- FIG. 4 b is a schematic diagram of a passivation layer through hole in the embodiment of the present disclosure for completely etching the source/drain electrode layer;
- FIG. 5 is a schematic partial sectional view of a display region of an array substrate provided by the embodiment of the present disclosure
- FIG. 6 is a schematic diagram of a method for manufacturing an array substrate, provided by the embodiment of the present disclosure.
- FIG. 7 is a schematic diagram of another method for manufacturing an array substrate, provided by the embodiment of the present disclosure.
- the 6 mask processes are a Gate process (a gate layer, the 1 st mask process), an active process (an active layer, the 2 nd mask process), a first ITO process (first indium tin oxide (ITO) layer; may be taken as pixel electrodes or common electrodes; the 3 rd mask process), a SD process (source/drain electrode layer, the 4 th mask process), a VIA process (passivation layer through holes, including lead-in through holes for leading external signals into the source/drain electrode layer; when the first ITO layer is the common electrodes, further including through holes for connecting the drain electrodes of the TFTs and the pixel electrodes; the 5 th mask process), and a second ITO process (second ITO layer; may be taken as the common electrodes or the pixel electrodes; the 6 th mask process).
- a Gate process a gate layer, the 1 st mask process
- an active process an active layer, the 2 nd mask process
- a first ITO process first indium tin oxide (
- the passivation layer through holes 20 are as illustrated in FIGS. 1 a and 1 b and are respectively a passivation layer 23 , a source/drain electrode layer 22 and a gate insulating layer 21 from the top down.
- the etching process of the passivation layer through holes generally have a certain over-etching rate on the premise of ensuring that the passivation layer is completely etched, so that the source/drain electrode layer 22 under the passivation layer 23 is etched. Therefore, as illustrated in FIG.
- the depth of the passivation layer through hole 20 only reaches the source/drain electrode layer 22 .
- the case as illustrated in FIG. 2 b can be easily formed, so that one part of the source/drain electrode layer 22 is etched.
- the case as illustrated in FIG. 2 c will also be formed, namely the source/drain electrode layer 22 is completely etched.
- a conductive layer 34 is disposed under a source/drain electrode layer 32 provided with the source/drain electrodes; a passivation layer through hole 30 is formed on the source/drain electrode layer; and the conductive layer 34 , the source/drain electrode layer 32 and the passivation layer through hole 30 correspond to each other in position and are sequentially arranged from the bottom up.
- the array substrate comprises a display region and a peripheral region surrounding the display region.
- the TFT, the pixel electrode, the gate electrode, the gate line, the data line and the like are all disposed in the display region.
- a part provided with the passivation layer through hole is disposed in the peripheral region.
- a part of the source/drain electrode layer 32 disposed in the peripheral region is referred to as a first conductive layer, and a conductive layer 34 under the source/drain electrode layer 32 is referred to as a second conductive layer.
- an orthographic projection of the passivation layer through hole on the base substrate falls within an orthographic projection of the first conductive layer on the base substrate and falls within an orthographic projection of the second conductive layer on the base substrate.
- the etching process at least can stop at a position of the second conductive layer, so as to avoid the two conductive layers from being completely etched.
- the first conductive layer and the second conductive layer make contact with each other.
- the passivation layer through hole 30 is disposed in a passivation layer 33 ; the source electrode is disposed in the source/drain electrode layer 32 ; the conductive layer 34 is disposed under the source/drain electrode layer 32 ; and a gate insulating layer 31 is disposed under the conductive layer 34 .
- the source/drain electrode layer 32 is electrically connected with the conductive layer 34 .
- the conductive layer 34 can still be connected in large area with the structure formed in the subsequent process via the passivation layer through hole 30 , so as to eliminate the hidden risk of the over-etching of the passivation layer through hole and avoid poor connection of structures on upper and lower layers of the passivation layer through hole 30 due to the over-etching of the passivation layer through hole. As illustrated in FIG.
- the position of the passivation layer through hole 30 only reaches the source/drain electrode layer 32 .
- the conductive layer 34 can also be connected with the structure on the passivation layer 33 .
- a pixel electrodes can also be disposed under the source/drain electrode layer 32 .
- the conductive layer 34 and the pixel electrode are separately arranged in the same layer and formed by one patterning process.
- the pixel electrode and the source/drain electrodes may be formed in sequence after forming the active layer, and subsequently the passivation layer and the common electrode are formed, and at this point, the pixel electrode is directly lapped over the drain electrode of the TFT, and the function of the passivation layer through hole is to lead external signals into the drain electrode; or the common electrode and the source/drain electrodes may also be formed in sequence after forming the active layers, and subsequently, the passivation layer and the pixel electrode are formed, and at this point, the passivation layer through hole also has the function of connecting the pixel electrode and the drain electrode.
- the conductive layer 34 and the pixel electrode may be separately arranged in the same layer and formed by one patterning process, so the conductive layer 34 and the pixel electrode can be simultaneously formed by only one mask process (mask exposure and development processes).
- the mask for forming the pixel electrode originally is improved by only one patterning process, so that the mask can simultaneously include patterns for forming the conductive layer 34 , but the frequency for using the mask is not increased, so the cost can be effectively controlled.
- the common electrode is also disposed under the source/drain electrode layer 32 , and the conductive layer and the common electrode are separately arranged in the same layer and formed by one patterning process.
- the conductive layer 34 and the common electrode may be separately arranged in the same layer and formed by one patterning process, so that the conductive layer 34 and the common electrode can be simultaneously formed by only one mask process. Only the mask for forming the common electrode originally is improved so that the mask can simultaneously include patterns for forming the conductive layer 34 , and the frequency for using the mask is not increased, so the cost can be effectively controlled.
- FIGS. 1 a to 4 b are schematic structural partial view of the peripheral region of the array substrate, and only show partial relevant layers, for example, the passivation layer, the first conductive layer, the second conductive layer and the gate insulating layer.
- FIG. 5 is a schematic partial sectional view of the display region of the array substrate provided by the embodiment of the present disclosure. As illustrated in FIG. 5 , a gate electrode 200 , a gate insulating layer 310 , an active layer 300 , a pixel electrode 340 , a source electrode 322 and a drain electrode 321 are arranged on a base substrate 100 in sequence.
- the pixel electrode 340 and the second conductive layer 34 are arranged in the same layer (for example, formed by patterning the same conductive film), and the pixel electrode 340 is connected to the drain electrode 321 .
- the source electrode 322 and the drain electrode 321 are arranged in the same layer with the first conductive layer 32 (for example, formed by pattering the same conductive film).
- the display region also has the structures as similar to FIG. 5 , and the only difference is that the common electrodes will not be connected to the drain electrode 321 .
- the conductive layer 34 is a conductive layer subjected to annealing treatment.
- the conductive layer 34 and the pixel electrode or the common electrode are formed by the same patterning process, as the pixel electrode or the common electrode are usually made of ITO materials, the conductive layer 34 may also be made of ITO materials.
- the ITO materials may have the characteristic that the ITO materials can hardly be etched. Therefore, even the source/drain electrode layer 32 is completely etched due to over-etching, the conductive layer 34 will not be completely etched, so as to avoid the hidden risk that the source/drain electrode layer 32 cannot be lapped over the structure formed in the subsequent process.
- the materials in the embodiment of the present disclosure are not limited to the ITO materials and may also be other transparent conductive oxide materials.
- the embodiment of the present disclosure further provides two methods for manufacturing the array substrate.
- the difference between the two manufacturing processes is different forming sequences of the pixel electrode and the common electrode.
- the pixel electrode is formed at first and then the common electrode is formed.
- the common electrode is formed at first and then the pixel electrode is formed.
- the manufacturing method of the array substrate comprises:
- S 13 forming a source/drain electrode layer, a passivation layer, a passivation layer through hole and a common electrode on the base substrate provided with the conductive layer and the pixel electrode, in which the conductive layer, the source/drain electrode layer and the passivation layer through hole correspond to each other in position and are sequentially arranged from the bottom up.
- the manufacturing steps S 11 and S 13 in the first embodiment can adopt the conventional manufacturing steps.
- the difference is that in the step S 12 , the conductive layer and the pixel electrode are formed by one patterning process and arranged in the same layer.
- the method further comprises: performing annealing treatment on the conductive layer.
- the manufacturing method of the array substrate comprises:
- S 23 forming a source/drain electrode layer, a passivation layer, a passivation layer through hole and a pixel electrode on the base substrate provided with the conductive layer and the common electrode, in which the conductive layer, the source/drain electrode layer and the passivation layer through hole correspond to each other in position and are sequentially arranged from the bottom up.
- the steps S 21 and S 23 in the second embodiment may adopt the conventional manufacturing steps.
- the difference is that in the step S 22 , the conductive layer and the common electrode are formed by one patterning process and arranged in the same layer.
- the method further comprises: performing annealing treatment on the conductive layer.
- the embodiment of the present disclosure further provides a display device, which comprises the array substrate provided by the embodiment.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Mathematical Physics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- The present disclosure relates to an array substrate, a manufacturing method thereof and a display device.
- With the development of thin-film transistor liquid crystal display (TFT-LCD) technology and the advance in industrial technology, the production cost of liquid crystal display (LCD) devices is reduced and the manufacturing process is gradually improved. TFT-LCDs have become the mainstream technology in the flat-panel display field instead of cathode ray tube (CRT) display, and have become ideal display devices in the market and the hearts of consumers due to the advantages of the TFT-LCDs.
- One embodiment of the disclosure provides an array substrate, comprising: a base substrate; a thin-film transistor (TFT) and a first conductive layer formed on the base substrate; and a passivation layer formed on the TFT and the first conductive layer, wherein the TFT includes a source electrode and a drain electrode; the first conductive layer is arranged in the same layer with the source electrode and the drain electrode; a second conductive layer is disposed on a side of the first conductive layer opposite to the passivation layer; the passivation layer is provided with a through hole penetrating therethrough; and an orthographic projection of the through hole on the base substrate falls within an orthographic projection of the first conductive layer on the base substrate and falls within an orthographic projection of the second conductive layer on the base substrate.
- In some examples, the array substrate includes a display region and a peripheral region surrounding the display region; the TFT is disposed in the display region; and the first conductive layer and the second conductive layer are disposed in the peripheral region.
- In some examples, the first conductive layer and the second conductive layer contact each other.
- In some examples, the second conductive layer is made of a transparent conductive oxide.
- In some examples, the conductive layer is a conductive layer subjected to annealing treatment.
- In some examples, the display region further includes a pixel electrode which is connected to the drain electrode of the TFT, and the second conductive layer and the pixel electrode are separately arranged in the same layer and formed by one patterning process; or the display region further includes a common electrode, and the second conductive layer and the common electrode are separately arranged in the same layer and formed by one patterning process.
- Another embodiment of the disclosure provides a method for manufacturing an array substrate, comprising: forming a source/drain electrode layer film on a base substrate, and patterning the source/drain electrode layer film to form a source electrode and a drain electrode of a TFT in a display region of the array substrate and form a first conductive layer in a peripheral region surrounding the display region of the array substrate; and forming a passivation layer on the source electrode and the drain electrode and the first conductive layer, and forming a through hole penetrating therethrough in the passivation layer, wherein before forming the first conductive layer, the method further comprises: forming a second conductive layer in the peripheral region; and an orthographic projection of the through hole on the base substrate falls within an orthographic projection of the first conductive layer on the base substrate and falls within an orthographic projection of the second conductive layer on the base substrate.
- In some examples, the method further comprises: forming a pixel electrode in the display region, wherein the pixel electrode is connected with the drain electrode of the TFT; and the pixel electrode and the second conductive layer are formed by patterning a same conductive layer film.
- In some examples, the method further comprises: forming a common electrode in the display region, wherein the common electrode and the second conductive layer are formed by patterning a same conductive layer film.
- In some examples, forming the second conductive layer includes: forming a transparent conductive oxide film on the base substrate, and patterning the transparent conductive oxide film to form the second conductive layer.
- In some examples, the method further comprises: performing annealing treatment on the second conductive layer.
- In some examples, the first conductive layer and the second conductive layer make contact with each other.
- Another embodiment provides a display device, comprising the array substrate according to any one of the above embodiments or examples.
- The array substrate, the manufacturing method thereof and the display device, provided by the present disclosure, can avoid poor connection of structures on upper and lower layers of passivation layer through holes caused by the over-etching of the passivation layer through holes.
- In order to clearly illustrate the technical solution of the embodiments of the invention, the drawings of the embodiments will be briefly described in the following; it is obvious that the described drawings are only related to some embodiments of the invention and thus are not limitative of the invention.
-
FIG. 1a is a schematic structural plan view of the periphery of passivation layer through holes in the prior art; -
FIG. 1b is a sectional view along the AA line inFIG. 1 a; -
FIG. 2a is a schematic diagram of a passivation layer through hole in an ideal state in the prior art; -
FIG. 2b is a schematic diagram of a passivation layer through hole in the prior art for etching one part of a source/drain electrode layer; -
FIG. 2c is a schematic diagram of a passivation layer through hole in the prior art for completely etching the source/drain electrode layer; -
FIG. 3 is a sectional view of structures at the periphery of passivation layer through holes in the embodiment of the present disclosure; -
FIG. 4a is a schematic diagram of a passivation layer through hole in an ideal state in the embodiment of the present disclosure; -
FIG. 4b is a schematic diagram of a passivation layer through hole in the embodiment of the present disclosure for completely etching the source/drain electrode layer; -
FIG. 5 is a schematic partial sectional view of a display region of an array substrate provided by the embodiment of the present disclosure; -
FIG. 6 is a schematic diagram of a method for manufacturing an array substrate, provided by the embodiment of the present disclosure; and -
FIG. 7 is a schematic diagram of another method for manufacturing an array substrate, provided by the embodiment of the present disclosure. - In order to make objects, technical details and advantages of the embodiments of the invention apparent, the technical solutions of the embodiment will be described in a clearly and fully understandable way in connection with the drawings related to the embodiments of the invention. It is obvious that the described embodiments are just a part but not all of the embodiments of the invention. Based on the described embodiments herein, those skilled in the art can obtain other embodiment(s), without any inventive work, which should be within the scope of the invention.
- In the manufacturing process of a TFT substrate (array substrate), 6mask process is used, namely the masks must be used for 6 times. The 6 mask processes are a Gate process (a gate layer, the 1st mask process), an active process (an active layer, the 2nd mask process), a first ITO process (first indium tin oxide (ITO) layer; may be taken as pixel electrodes or common electrodes; the 3rd mask process), a SD process (source/drain electrode layer, the 4th mask process), a VIA process (passivation layer through holes, including lead-in through holes for leading external signals into the source/drain electrode layer; when the first ITO layer is the common electrodes, further including through holes for connecting the drain electrodes of the TFTs and the pixel electrodes; the 5th mask process), and a second ITO process (second ITO layer; may be taken as the common electrodes or the pixel electrodes; the 6th mask process).
- In the 5th mask process, dry etching is adopted to form the passivation layer through holes. The structures at the periphery of the passivation layer through
holes 20 are as illustrated inFIGS. 1a and 1b and are respectively apassivation layer 23, a source/drain electrode layer 22 and agate insulating layer 21 from the top down. The etching process of the passivation layer through holes generally have a certain over-etching rate on the premise of ensuring that the passivation layer is completely etched, so that the source/drain electrode layer 22 under thepassivation layer 23 is etched. Therefore, as illustrated inFIG. 2a , in an ideal state, the depth of the passivation layer throughhole 20 only reaches the source/drain electrode layer 22. But in the case of over-etching, the case as illustrated inFIG. 2b can be easily formed, so that one part of the source/drain electrode layer 22 is etched. In severe situation, the case as illustrated inFIG. 2c will also be formed, namely the source/drain electrode layer 22 is completely etched. Once the case as illustrated inFIG. 2c is formed, only source/drain electrode layer materials on side surfaces of the passivation layer through hole are connected with a structure on the passivation layer, e.g., the second ITO layer. In this case, the contact area of the structure on the passivation layer and the source/drain electrode layer is reduced, so the structure on the passivation layer cannot be lapped over the source/drain electrode layer, and hence circuit break may be caused. - The array substrate provided by the embodiment of the present disclosure comprises a base substrate; a gate line and a data line which are intersected with each other (for example, perpendicular to each other) are formed on the base substrate; a pixel region is defined by the gate line and the data line; a TFT and a pixel electrode are disposed in the pixel region; a gate electrode of the TFT is connected with the gate line; a source electrode is connected with the data line; and a drain electrode is connected with the pixel electrode. As illustrated in
FIG. 3 , in the array substrate provided by the embodiment, aconductive layer 34 is disposed under a source/drain electrode layer 32 provided with the source/drain electrodes; a passivation layer throughhole 30 is formed on the source/drain electrode layer; and theconductive layer 34, the source/drain electrode layer 32 and the passivation layer throughhole 30 correspond to each other in position and are sequentially arranged from the bottom up. - For example, the array substrate comprises a display region and a peripheral region surrounding the display region. For example, the TFT, the pixel electrode, the gate electrode, the gate line, the data line and the like are all disposed in the display region. A part provided with the passivation layer through hole is disposed in the peripheral region. For the convenience of description, a part of the source/
drain electrode layer 32 disposed in the peripheral region is referred to as a first conductive layer, and aconductive layer 34 under the source/drain electrode layer 32 is referred to as a second conductive layer. - For example, an orthographic projection of the passivation layer through hole on the base substrate falls within an orthographic projection of the first conductive layer on the base substrate and falls within an orthographic projection of the second conductive layer on the base substrate. Thus, if the first conductive layer (source/drain electrode layer) is over-etched in the process of forming the passivation layer through holes, the etching process at least can stop at a position of the second conductive layer, so as to avoid the two conductive layers from being completely etched.
- For example, the first conductive layer and the second conductive layer make contact with each other.
- The passivation layer through
hole 30 is disposed in apassivation layer 33; the source electrode is disposed in the source/drain electrode layer 32; theconductive layer 34 is disposed under the source/drain electrode layer 32; and agate insulating layer 31 is disposed under theconductive layer 34. - In the embodiment, after the
conductive layer 34 is additionally arranged under the source/drain electrode layer 32, the source/drain electrode layer 32 is electrically connected with theconductive layer 34. Thus, in the process of etching the passivation layer throughhole 30, even the source/drain electrode layer 32 is completely etched due to over-etching, theconductive layer 34 can still be connected in large area with the structure formed in the subsequent process via the passivation layer throughhole 30, so as to eliminate the hidden risk of the over-etching of the passivation layer through hole and avoid poor connection of structures on upper and lower layers of the passivation layer throughhole 30 due to the over-etching of the passivation layer through hole. As illustrated inFIG. 4a , in an ideal state, the position of the passivation layer throughhole 30 only reaches the source/drain electrode layer 32. But even as illustrated inFIG. 4b , when the source/drain electrode layer 32 is completely etched, theconductive layer 34 can also be connected with the structure on thepassivation layer 33. - Although not illustrated in
FIG. 3 , in one embodiment of the array substrate, a pixel electrodes can also be disposed under the source/drain electrode layer 32. At this point, theconductive layer 34 and the pixel electrode are separately arranged in the same layer and formed by one patterning process. - In the 6mask process structure of the array substrate, the pixel electrode and the source/drain electrodes may be formed in sequence after forming the active layer, and subsequently the passivation layer and the common electrode are formed, and at this point, the pixel electrode is directly lapped over the drain electrode of the TFT, and the function of the passivation layer through hole is to lead external signals into the drain electrode; or the common electrode and the source/drain electrodes may also be formed in sequence after forming the active layers, and subsequently, the passivation layer and the pixel electrode are formed, and at this point, the passivation layer through hole also has the function of connecting the pixel electrode and the drain electrode.
- When the pixel electrode is formed at first and then the common electrode is formed, the
conductive layer 34 and the pixel electrode may be separately arranged in the same layer and formed by one patterning process, so theconductive layer 34 and the pixel electrode can be simultaneously formed by only one mask process (mask exposure and development processes). Thus, the mask for forming the pixel electrode originally is improved by only one patterning process, so that the mask can simultaneously include patterns for forming theconductive layer 34, but the frequency for using the mask is not increased, so the cost can be effectively controlled. - Similarly, although not illustrated in
FIG. 3 , in another preferred embodiment of the array substrate, the common electrode is also disposed under the source/drain electrode layer 32, and the conductive layer and the common electrode are separately arranged in the same layer and formed by one patterning process. When the common electrode is formed at first and then the pixel electrode is formed, theconductive layer 34 and the common electrode may be separately arranged in the same layer and formed by one patterning process, so that theconductive layer 34 and the common electrode can be simultaneously formed by only one mask process. Only the mask for forming the common electrode originally is improved so that the mask can simultaneously include patterns for forming theconductive layer 34, and the frequency for using the mask is not increased, so the cost can be effectively controlled. - It should be noted that
FIGS. 1a to 4b are schematic structural partial view of the peripheral region of the array substrate, and only show partial relevant layers, for example, the passivation layer, the first conductive layer, the second conductive layer and the gate insulating layer.FIG. 5 is a schematic partial sectional view of the display region of the array substrate provided by the embodiment of the present disclosure. As illustrated inFIG. 5 , agate electrode 200, a gate insulating layer 310, anactive layer 300, apixel electrode 340, asource electrode 322 and adrain electrode 321 are arranged on abase substrate 100 in sequence. For example, in the embodiment, thepixel electrode 340 and the secondconductive layer 34 are arranged in the same layer (for example, formed by patterning the same conductive film), and thepixel electrode 340 is connected to thedrain electrode 321. Thesource electrode 322 and thedrain electrode 321 are arranged in the same layer with the first conductive layer 32 (for example, formed by pattering the same conductive film). - When the common electrode layer and the second conductive layer are arranged in the same layer, the display region also has the structures as similar to
FIG. 5 , and the only difference is that the common electrodes will not be connected to thedrain electrode 321. - In the above embodiments, the
conductive layer 34 is a conductive layer subjected to annealing treatment. When theconductive layer 34 and the pixel electrode or the common electrode are formed by the same patterning process, as the pixel electrode or the common electrode are usually made of ITO materials, theconductive layer 34 may also be made of ITO materials. After the conductive layer is subjected to annealing treatment, the ITO materials may have the characteristic that the ITO materials can hardly be etched. Therefore, even the source/drain electrode layer 32 is completely etched due to over-etching, theconductive layer 34 will not be completely etched, so as to avoid the hidden risk that the source/drain electrode layer 32 cannot be lapped over the structure formed in the subsequent process. It should be noted that the materials in the embodiment of the present disclosure are not limited to the ITO materials and may also be other transparent conductive oxide materials. - Apart from the array substrate, the embodiment of the present disclosure further provides two methods for manufacturing the array substrate. The difference between the two manufacturing processes is different forming sequences of the pixel electrode and the common electrode. In the following first embodiment of the manufacturing method, the pixel electrode is formed at first and then the common electrode is formed. In the following second embodiment of the manufacturing method, the common electrode is formed at first and then the pixel electrode is formed.
- In the first embodiment, as illustrated in
FIG. 6 , the manufacturing method of the array substrate comprises: - S11: forming a gate line, a gate electrode, a gate insulating layer and an active layer on a base substrate;
- S12: forming a conductive layer and a pixel electrode which are spaced from each other on the base substrate provided with the gate line, the gate electrode, the gate insulating layer and the active layer; and
- S13: forming a source/drain electrode layer, a passivation layer, a passivation layer through hole and a common electrode on the base substrate provided with the conductive layer and the pixel electrode, in which the conductive layer, the source/drain electrode layer and the passivation layer through hole correspond to each other in position and are sequentially arranged from the bottom up.
- The manufacturing steps S11 and S13 in the first embodiment can adopt the conventional manufacturing steps. The difference is that in the step S12, the conductive layer and the pixel electrode are formed by one patterning process and arranged in the same layer.
- Moreover, between the steps S12 and S13, the method further comprises: performing annealing treatment on the conductive layer.
- In the second embodiment, as illustrated in
FIG. 7 , the manufacturing method of the array substrate comprises: - S21: forming a gate line, a gate electrode, a gate insulating layer and an active layer on a base substrate;
- S22: forming a conductive layer and a common electrode which are spaced from each other on the base substrate provided with the gate line, the gate electrode, the gate insulating layer and the active layer; and
- S23: forming a source/drain electrode layer, a passivation layer, a passivation layer through hole and a pixel electrode on the base substrate provided with the conductive layer and the common electrode, in which the conductive layer, the source/drain electrode layer and the passivation layer through hole correspond to each other in position and are sequentially arranged from the bottom up.
- The steps S21 and S23 in the second embodiment may adopt the conventional manufacturing steps. The difference is that in the step S22, the conductive layer and the common electrode are formed by one patterning process and arranged in the same layer.
- Between the steps S22 and S23, the method further comprises: performing annealing treatment on the conductive layer.
- Based on the embodiment of the array substrate, the embodiment of the present disclosure further provides a display device, which comprises the array substrate provided by the embodiment.
- In the description of the embodiments, the specific characteristics, structures, materials or features may be combined in any form in one or a plurality of embodiments or examples.
- The foregoing is only the preferred embodiments of the present disclosure and not intended to limit the scope of protection of the present disclosure. The scope of protection of the present disclosure should be defined by the appended claims.
- The application claims priority to the Chinese patent application No. 201610499703.2, filed Jun. 29, 2016, the disclosure of which is incorporated herein by reference as part of the application.
Claims (18)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610499703 | 2016-06-29 | ||
CN201610499703.2 | 2016-06-29 | ||
CN201610499703.2A CN105895639A (en) | 2016-06-29 | 2016-06-29 | Array substrate, fabrication method thereof and display device |
PCT/CN2017/084106 WO2018000967A1 (en) | 2016-06-29 | 2017-05-12 | Array substrate and preparation method thereof and display device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180219024A1 true US20180219024A1 (en) | 2018-08-02 |
US10109653B2 US10109653B2 (en) | 2018-10-23 |
Family
ID=56718483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/568,155 Active US10109653B2 (en) | 2016-06-29 | 2017-05-12 | Array substrate, manufacturing method thereof and display device |
Country Status (3)
Country | Link |
---|---|
US (1) | US10109653B2 (en) |
CN (1) | CN105895639A (en) |
WO (1) | WO2018000967A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220328568A1 (en) * | 2020-01-20 | 2022-10-13 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Array substrate and display device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105895639A (en) | 2016-06-29 | 2016-08-24 | 京东方科技集团股份有限公司 | Array substrate, fabrication method thereof and display device |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7845984B2 (en) * | 2008-07-01 | 2010-12-07 | Pulse Engineering, Inc. | Power-enabled connector assembly and method of manufacturing |
CN104181740A (en) * | 2014-07-25 | 2014-12-03 | 京东方科技集团股份有限公司 | Array substrate and display device |
US20160268320A1 (en) * | 2014-08-15 | 2016-09-15 | Boe Technology Group Co., Ltd. | Array Substrate, Manufacturing Method Thereof and Display Apparatus |
CN105977267A (en) * | 2016-07-22 | 2016-09-28 | 京东方科技集团股份有限公司 | Array substrate and manufacture method thereof and display device |
US20170148819A1 (en) * | 2015-07-13 | 2017-05-25 | Boe Technology Group Co., Ltd. | Preparation method of conductive via hole structure, array substrate and display device |
US9690971B2 (en) * | 2015-10-29 | 2017-06-27 | Au Optronics Corporation | Photo-sensing unit, photo-sensing apparatus, and method for fabricating photo-sensing unit |
US20170188452A1 (en) * | 2015-12-23 | 2017-06-29 | Global Unichip Corporation | Multilayer laminated substrate structure |
US9753339B2 (en) * | 2015-07-03 | 2017-09-05 | Au Optronics Corp. | Display device and manufacturing method thereof |
US20170336662A1 (en) * | 2015-08-28 | 2017-11-23 | Boe Technology Group Co., Ltd. | Array Substrate, Preparation Method Therefor, Display Panel, and Display Device |
WO2017202188A1 (en) * | 2016-05-27 | 2017-11-30 | 京东方科技集团股份有限公司 | Display substrate manufacturing method, display substrate and display device. |
WO2018000967A1 (en) * | 2016-06-29 | 2018-01-04 | 京东方科技集团股份有限公司 | Array substrate and preparation method thereof and display device |
US20180061994A1 (en) * | 2016-01-08 | 2018-03-01 | Boe Technology Group Co., Ltd. | Thin Film Transistor, Manufacturing Method And Testing Method Thereof, Array Substrate And Display Device |
US20180108773A1 (en) * | 2016-01-27 | 2018-04-19 | Boe Technology Group Co., Ltd. | Array substrate and display device |
US9960188B2 (en) * | 2015-03-18 | 2018-05-01 | Boe Technology Group Co., Ltd. | Thin film transistor, array substrate, and fabrication method there of, and display apparatus |
US9977276B2 (en) * | 2015-05-08 | 2018-05-22 | Xiamen Tianma Micro-Electronics Co., Ltd. | Array substrate, display panel and display device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101085132B1 (en) * | 2004-12-24 | 2011-11-18 | 엘지디스플레이 주식회사 | Thin film transistor substrate of horizontal electric field and fabricating method thereof |
JP5063936B2 (en) * | 2006-06-08 | 2012-10-31 | 三菱電機株式会社 | Manufacturing method of TFT array substrate |
JP2008103381A (en) * | 2006-10-17 | 2008-05-01 | Epson Imaging Devices Corp | Manufacturing method of semiconductor device, manufacturing method of electrooptical device, semiconductor device, and electrooptical device |
CN101989015A (en) * | 2009-07-31 | 2011-03-23 | 上海天马微电子有限公司 | TFT array structure and manufacturing method thereof |
CN102403311B (en) * | 2010-09-16 | 2015-07-15 | 北京京东方光电科技有限公司 | Array substrate and manufacturing method thereof, and liquid crystal display |
CN102156368A (en) * | 2011-01-18 | 2011-08-17 | 京东方科技集团股份有限公司 | Thin film transistor liquid crystal display (TFT-LCD) array substrate and manufacturing method thereof |
KR101841770B1 (en) * | 2011-09-02 | 2018-03-26 | 엘지디스플레이 주식회사 | Oxide Thin Film Transistor Flat Display Device and Method for fabricating thereof |
CN103021940B (en) * | 2012-12-12 | 2015-04-08 | 京东方科技集团股份有限公司 | Array substrate, manufacture method of array substrate and display device |
CN104576657B (en) * | 2014-12-23 | 2019-02-01 | 天马微电子股份有限公司 | A kind of array substrate and its manufacturing method |
CN104867878A (en) | 2015-05-26 | 2015-08-26 | 武汉华星光电技术有限公司 | LTPS array substrate and manufacturing method thereof |
-
2016
- 2016-06-29 CN CN201610499703.2A patent/CN105895639A/en active Pending
-
2017
- 2017-05-12 US US15/568,155 patent/US10109653B2/en active Active
- 2017-05-12 WO PCT/CN2017/084106 patent/WO2018000967A1/en active Application Filing
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7845984B2 (en) * | 2008-07-01 | 2010-12-07 | Pulse Engineering, Inc. | Power-enabled connector assembly and method of manufacturing |
US8118619B2 (en) * | 2008-07-01 | 2012-02-21 | Pulse Electronics, Inc. | Power-enabled connector assembly and method of manufacturing |
CN104181740A (en) * | 2014-07-25 | 2014-12-03 | 京东方科技集团股份有限公司 | Array substrate and display device |
US20160268320A1 (en) * | 2014-08-15 | 2016-09-15 | Boe Technology Group Co., Ltd. | Array Substrate, Manufacturing Method Thereof and Display Apparatus |
US9991295B2 (en) * | 2014-08-15 | 2018-06-05 | Boe Technology Group Co., Ltd. | Array substrate manufactured by reduced times of patterning processes manufacturing method thereof and display apparatus |
US9960188B2 (en) * | 2015-03-18 | 2018-05-01 | Boe Technology Group Co., Ltd. | Thin film transistor, array substrate, and fabrication method there of, and display apparatus |
US9977276B2 (en) * | 2015-05-08 | 2018-05-22 | Xiamen Tianma Micro-Electronics Co., Ltd. | Array substrate, display panel and display device |
US9753339B2 (en) * | 2015-07-03 | 2017-09-05 | Au Optronics Corp. | Display device and manufacturing method thereof |
US20170148819A1 (en) * | 2015-07-13 | 2017-05-25 | Boe Technology Group Co., Ltd. | Preparation method of conductive via hole structure, array substrate and display device |
US20170336662A1 (en) * | 2015-08-28 | 2017-11-23 | Boe Technology Group Co., Ltd. | Array Substrate, Preparation Method Therefor, Display Panel, and Display Device |
US9690971B2 (en) * | 2015-10-29 | 2017-06-27 | Au Optronics Corporation | Photo-sensing unit, photo-sensing apparatus, and method for fabricating photo-sensing unit |
US20170188452A1 (en) * | 2015-12-23 | 2017-06-29 | Global Unichip Corporation | Multilayer laminated substrate structure |
US20180061994A1 (en) * | 2016-01-08 | 2018-03-01 | Boe Technology Group Co., Ltd. | Thin Film Transistor, Manufacturing Method And Testing Method Thereof, Array Substrate And Display Device |
US20180108773A1 (en) * | 2016-01-27 | 2018-04-19 | Boe Technology Group Co., Ltd. | Array substrate and display device |
WO2017202188A1 (en) * | 2016-05-27 | 2017-11-30 | 京东方科技集团股份有限公司 | Display substrate manufacturing method, display substrate and display device. |
WO2018000967A1 (en) * | 2016-06-29 | 2018-01-04 | 京东方科技集团股份有限公司 | Array substrate and preparation method thereof and display device |
CN105977267A (en) * | 2016-07-22 | 2016-09-28 | 京东方科技集团股份有限公司 | Array substrate and manufacture method thereof and display device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220328568A1 (en) * | 2020-01-20 | 2022-10-13 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Array substrate and display device |
US11768551B2 (en) * | 2020-01-20 | 2023-09-26 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Array substrate and display device |
Also Published As
Publication number | Publication date |
---|---|
WO2018000967A1 (en) | 2018-01-04 |
US10109653B2 (en) | 2018-10-23 |
CN105895639A (en) | 2016-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8633066B2 (en) | Thin film transistor with reduced edge slope angle, array substrate and having the thin film transistor and manufacturing method thereof | |
US9461074B2 (en) | Motherboard, array substrate and fabrication method thereof, and display device | |
US9893091B2 (en) | Array substrate and fabricating method thereof, display panel and display apparatus | |
US8728836B2 (en) | Method for preventing electrostatic breakdown, method for manufacturing array substrate and display substrate | |
US11049889B2 (en) | Method for preparing array substrate by stripping first photo-resist layer through wet etching before forming ohm contact layer and active layer | |
US9502575B2 (en) | Oxide thin film transistor array substrate having transparent connection structure connecting source electrode and data line of oxide TFT and display panel including the same | |
JP6521534B2 (en) | Thin film transistor, method of manufacturing the same, array substrate and display device | |
US20160379996A1 (en) | Display Substrate and Manufacturing Method Thereof, and Display Device | |
US9159867B2 (en) | Array substrate, manufacturing method thereof, and display device | |
US9502576B2 (en) | Thin film transistor and method for manufacturing the same, array substrate, display device | |
US20190333938A1 (en) | In-cell touch array substrate, display panel and manufacturing method thereof | |
US20160254284A1 (en) | Array substrate, method of preparing the same, and display device | |
JP2014095795A5 (en) | ||
US10109653B2 (en) | Array substrate, manufacturing method thereof and display device | |
US20160062187A1 (en) | Touch display panel and fabrication method thereof, and display device | |
US8625040B2 (en) | Array substrate for use in displays, and method of manufacturing the same | |
WO2016041349A1 (en) | Array substrate and manufacturing method thereof, and display device | |
US9899425B2 (en) | Array substrate and manufacturing method thereof | |
WO2020215547A1 (en) | Tft array substrate and manufacturing method therefor | |
US9679924B2 (en) | Array substrate and manufacturing method thereof, display device | |
KR102444782B1 (en) | Thin film transistor array substrate and method for manufacturing the same | |
US11215860B2 (en) | Display panel and touch display device | |
KR20130071998A (en) | Thin film transistor panel for flat panel display device and method for manufacturing the same | |
CN104849930A (en) | Array baseplate, manufacturing method thereof and display device | |
KR101096706B1 (en) | Method For Fabricating Liquid Crystal Display Device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, HAO;REEL/FRAME:043916/0944 Effective date: 20170922 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIU, BAOLI;REEL/FRAME:043916/0877 Effective date: 20170922 Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIU, BAOLI;REEL/FRAME:043916/0877 Effective date: 20170922 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, HAO;REEL/FRAME:043916/0944 Effective date: 20170922 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GUAN, YUEZHENG;REEL/FRAME:043917/0046 Effective date: 20170922 Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHU, XIAOHUI;REEL/FRAME:043917/0032 Effective date: 20170925 Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XIE, HAIZHENG;REEL/FRAME:043916/0958 Effective date: 20170925 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIN, YU;REEL/FRAME:043916/0986 Effective date: 20170922 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHU, XIAOHUI;REEL/FRAME:043917/0032 Effective date: 20170925 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XIE, HAIZHENG;REEL/FRAME:043916/0958 Effective date: 20170925 Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIN, YU;REEL/FRAME:043916/0986 Effective date: 20170922 Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GUAN, YUEZHENG;REEL/FRAME:043917/0046 Effective date: 20170922 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |