Classifications

• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
  • H03K19/0175—Coupling arrangements; Interface arrangements
  • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
  • H03K19/018507—Interface arrangements
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03F—AMPLIFIERS
  • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
  • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
  • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
  • H03F3/217—Class D power amplifiers; Switching amplifiers
  • H03F3/2173—Class D power amplifiers; Switching amplifiers of the bridge type
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
  • H03K17/10—Modifications for increasing the maximum permissible switched voltage
  • H03K17/102—Modifications for increasing the maximum permissible switched voltage in field-effect transistor switches
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03F—AMPLIFIERS
  • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
  • H03F2203/30—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor
  • H03F2203/30015—An input signal dependent control signal controls the bias of an output stage in the SEPP
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03F—AMPLIFIERS
  • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
  • H03F2203/30—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor
  • H03F2203/30084—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor the pull circuit of the SEPP amplifier being a cascode circuit
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03F—AMPLIFIERS
  • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
  • H03F2203/30—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor
  • H03F2203/30099—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor the pull transistor being gated by a switching element
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03F—AMPLIFIERS
  • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
  • H03F2203/30—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor
  • H03F2203/30117—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor the push circuit of the SEPP amplifier being a cascode circuit
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03F—AMPLIFIERS
  • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
  • H03F2203/30—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor
  • H03F2203/30132—Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor the push transistor being gated by a switching element

Definitions

• Vmax typically refers to the gate-source voltage (V gs ) or gate-drain voltage (V gc i) of the device.
• Fig. 4 shows an example of a power stage using 28 nm technology FETs.
• Vmax is 2.3V
• Vin is 3xVmax-
• the output V 0 ut of the power stage will therefore swing from 0V to 3xVmax-
• the gates of Q1 and Q2 may be driven by a gate driver; for example, a switching power supply, a Class D amplifier, etc.
• a gate driver for example, a switching power supply, a Class D amplifier, etc.
• FIG. 4 shows a configuration of a switching supply in which the power stage outputs 3xV m ax- In order for V 0 ut to output 3xVmax, the gate of Q2 needs to be grounded in order to turn OFF Q2 (the gate of Q1 is driven to 2xV m ax in order to turn ON Q1 ).
• driving the gate of device Q2 to ground when its drain is at 3xV m ax creates a condition where V gc i of Q2 exceeds its Vmax rating, which over time can break down the gate oxide layer.
• a circuit in accordance with the present disclosure may include an output transistor having an output terminal and a control terminal.
• a capacitive coupling between the control terminal and the output terminal may be configured to drive the control terminal with a coupled signal that continuously tracks an output signal on the output terminal.
• a biasing circuit connected to the control terminal may be configured to provide a DC bias voltage that is combined with the coupled signal to provide a drive signal on the control terminal.
• the circuit may further include a first transistor device and a second transistor device.
• the second transistor device may be a cascode of the first transistor device.
• the first transistor device may have an input terminal configured for a connection to an input voltage, wherein the capacitive coupling includes a first capacitance between the control terminal of the output transistor device and the output terminal of the output transistor device and a second capacitance between the input terminal of the first transistor device and the control terminal of the output transistor device.
• the capacitive coupling between the control terminal of the output transistor device and the output terminal of the output transistor device may be a parasitic capacitance between the control terminal and the output terminal.
• the capacitive coupling may be a capacitor connected between the control terminal and the output terminal.
• a circuit in accordance with the present disclosure may include a first stack comprising a first transistor, a second transistor, and a third transistor.
• the third transistor may have a control terminal and an output terminal.
• the circuit may further include a second stack connected to the first stack at a node.
• a biasing circuit may be connected to the control terminal of the third transistor device.
• a capacitive coupling between the control terminal of the third transistor and the output terminal of the third transistor may be configured to couple an output signal at the output terminal as a coupled signal to the control terminal.
• the biasing circuit may be configured to provide a DC bias voltage that combines with the coupled signal to produce a drive signal on the control terminal.
• the biasing circuit may be further configured to respond substantially without delay to changes in a voltage level of the drive signal and vary a voltage level of the DC bias voltage to remain between a first voltage level and a second voltage level in response to changes in the voltage level of the drive signal.
• the capacitive coupling may include a parasitic capacitance between the output terminal of the third transistor device and the control terminal of the third transistor device.
• the capacitive coupling may further include a second capacitor between the output terminal of the third transistor device and the control terminal of the third transistor device.
• a method in a circuit in accordance with the present disclosure may include providing a divided output signal at an output terminal of the transistor as a coupled signal to a control terminal of the transistor using a capacitive coupling between the output terminal and the control terminal.
• a DC bias voltage may be generated and combined with the coupled signal to provide a drive signal on the control terminal of the transistor.
• the method may include responding, substantially without delay, to variations in a voltage level of the drive signal by varying a voltage level of the DC bias voltage to remain between a first voltage level and a second voltage level.
• a circuit in accordance with the present disclosure may include means for providing a divided output signal at an output terminal of a transistor in the circuit as a coupled signal to a control terminal of the transistor using a capacitive coupling between the output terminal and the control terminal, means for generating a DC bias voltage, means for providing a drive signal on the control terminal of the transistor by combining the DC bias voltage with the coupled signal, and means for responding, substantially without delay, to variations in a voltage level of the drive signal by varying a voltage level of the DC bias voltage to remain between a first voltage level and a second voltage level.
• Fig. 1 illustrates a high level block diagram of a power supply in accordance with embodiments of the present disclosure.
• FIGs. 2 and 2A illustrate cascode stacks in accordance with the present disclosure.
• Fig. 3 illustrates an example of a biasing circuit.
• Fig. 4 illustrates a conventional design.
• Fig. 1 shows a switched power supply 10 configured in accordance with the present disclosure to supply an output voltage V ou t from an input supply voltage Vi n .
• the configuration shown in Fig. 1 represents a buck converter.
• a control section 12 may receive the output voltage V 0 ut of the switched power supply 10 as feedback signal to control a gate driver section 14.
• the gate driver section 14 may generate drive signals 14a to drive a Hl-side stack 102 and drive signals 14b to drive a LO-side stack 104.
• Inductor L and output capacitor Cout may complete the buck converter.
• the Hl-side stack 102 and LO-side stack 104 may comprise a cascode stack configuration.
• the Hl-side stack 102 and LO-side stack 104 may connect at an output node 203.
• the supply voltage Vi n will be 3xV m ax and V 0 ut can swing between 0V and 3xVmax, where Vmax represents the maximum transistor V gc i. For example, if Vmax is 1.8V, then V 0 ut can swing from 0V to 5.4V.
• Hl-side stack 102 may comprise three transistor devices Pi , P2, P3.
• the transistor devices may be PMOS devices.
• the LO- side stack 104 may comprise three transistor devices Ni , N2, N3, which in some embodiments may be NMOS devices. It will be appreciated that the H l-side stack 102 and LO-side stack 104 may be configured with different numbers of transistors depending on parameters such as Vi n and Vmax-
• the Hl-side drive signal 14a may be coupled to the gate of Pi .
• the Hl-side drive signal 14a may be a pulse that swings between 3xV m ax and 2xVmax.
• the LO-side drive signal 14b may be coupled to the gate of Ni .
• the LO-side drive signal 14b may be a pulse that swings between 0V and Vmax-
• the gates of P2 and N2 are not driven by the gate drive circuitry and may be biased at fixed voltages.
• the gate of P2 may be biased at a fixed DC level of 2xVmax
• the gate of N2 may be biased at a fixed DC level of Vmax-
• a biasing circuit 212 may be connected to the gate of P3.
• a biasing capacitor C p may be connected between a supply rail for Vin and the gate of P3.
• a biasing circuit 214 may be connected to the gate of N3, and a biasing capacitor C n may be connected between ground potential and the gate of N3.
• the biasing circuits 212, 214 may be configured as means for generating a DC bias Vbias ⁇ ⁇ .
• Vbias may be a value between 2xV m ax and Vmax- In some embodiments, for example, Vbias may be 1.5xV ma x.
• the drain of P3 may be capacitively coupled to the gate of P3, thus coupling an output signal at node 203, as a coupled signal, to the gate of P3.
• the output of the biasing circuit 212 may be combined with the coupled signal as means for providing a drive signal on the gate of P3.
• the drain of N3 may be capacitively coupled to the gate of N3, thus coupling the output signal at node 203, as a coupled signal, to the gate of N3.
• the output of the biasing circuit 214 may be combined with the coupled signal as means for providing a drive signal on the gate of N3.
• the parasitic capacitances Cxi , C X 2, respectively, of transistors P3 and N3 may provide the respective capacitive coupling.
• parasitic capacitances arise within the structures of transistor device, such as the gate and drain regions.
• explicit capacitors may be used.
• Fig. 2A illustrates an embodiment using explicit capacitive elements Ci , C2, in addition to respective parasitic capacitances Cxi , C X 2.
• the capacitive elements Ci , C2 are explicit or discrete devices in the same way that the transistors P3 and N3 are explicit or discrete devices.
• Fig. 3 shows an illustrative example of a biasing circuit 212 shown in Fig. 2, in accordance with some embodiments of the present disclosure.
• the biasing circuit 214 may be similarly constructed.
• the Vbias voltage sets the DC bias level of the biasing circuit 212.
• Node 302 connects to the gate of P3, as shown in Fig. 2.
• transistor MN sr c or MP sn k will turn ON to compensate.
• the ⁇ may be the transistors' Vth (threshold voltage).
• additional compensation R S rc, MP S rc and R S nk, MN S nk can be provided.
• the biasing circuit 212 shown in Fig. 3 can therefore maintain the DC bias level between Vbias + ⁇ and Vbias - ⁇ in real time; the only delay is due to signal propagation delays between the transistor devices that comprise the biasing circuit 212.
• the biasing circuit 212 illustrates an example of a means for responding, substantially without delay, to variations in a voltage level at node 302 to maintain the DC bias voltage between Vbias + ⁇ and Vbias - ⁇ . It will be appreciated of course that the circuit shown in Fig. 3 is merely illustrative of a biasing circuit in accordance with some embodiments of the present disclosure. Persons of ordinary skill can readily implement other equivalent circuits.
• the gate driver section 14 (Fig. 1) can cycle the Hl-side stack 102 and the LO-side stack 104 between a conductive state and a non-conductive state. For example, when the gate driver section 14 drives Hl-side stack 102 to be conductive, the LO-side stack 104 is driven non-conductive, and vice-versa when the gate driver section 14 drives Hl-side stack 102 to be non-conductive, the LO-side stack 104 is driven conductive.
• a first cycle for example, suppose the Hl-side stack 102 is driven conductive and the LO-side stack 104 is driven non-conductive.
• the gate driver section 14 can drive the gate of Pi to 2xV m ax to turn ON Pi . Consequently, the voltage at node 201 will rise to 3xVmax. Since the gate of P2 is DC-biased at 2xVmax, P2 will turn ON. Consequently, the voltage at node 202 will rise to 3xVmax.
• the biasing circuit 212 provides a bias voltage Vbias at the gate of P3 between 2xV m ax and Vmax- Accordingly, P3 will turn ON, since node 202 is at 3xVmax. As the voltage at node 203 rises to 3xVmax, so too will the gate voltage of P3 rise by virtue of the capacitive coupling (e.g., Cxi), which couples at least a portion of the output voltage at node 203 to the gate of P3.
• the bias capacitor C p and Cxi (or Ci in Fig.
• the gate voltage at P 3 can track in real time, substantially without delay, the output voltage at node 203 so that V gc i of P 3 does not exceed Vmax- Since the biasing circuit 212 is configured to maintain the gate voltage of P3 between 2xV m ax and Vmax, the gate voltage of P3 will be limited
• the gate driver section 14 may drive the LO-side stack 104 to a non-conductive state.
• the gate driver section 14 may drive the gate of Ni to ground potential, thus turning OFF Ni . Since the gate of N2 is DC-biased at Vmax, node 205 will rise to Vmax, thus ensuring that N2 is OFF.
• the gate voltage of N3 rise by virtue of the capacitive coupling (e.g., C X 2), which couples at least a portion of the output voltage at node 203 to the gate of N3.
• the bias capacitor C n and the C X 2 may define a capacitive voltage divider that provides a divided potion of the output voltage a node 203 to the gate of N3.
• the gate voltage at N3 can track in real time substantially without delay the output voltage at node 203 so that V gc i of N3 does not exceed Vmax- Since the biasing circuit 214 is configured to maintain the gate of N3 between 2xVmax and Vmax, the gate voltage of N3 will be limited (clamped) to 2xV m ax as node 203 continues to rise to 3xV m ax- The voltage at node 204 will rise to the gate voltage of N3, namely 2xVmax, thus ensuring that N3 is OFF. By limiting the maximum gate voltage of N3 to 2xVmax, the V gc i of N3 will not exceed the Vmax rating of N3 when the voltage at node 203 reaches 3xVmax.
• the gate driver section 14 may drive the gate of Ni to Vmax, thus turning ON Ni and bringing node 205 to ground potential. Since the gate of N2 is DC-biased at Vmax, N2 will also turn ON and bring node 204 to ground potential. Recall from the first cycle, the gate voltage of N3 is at 2xVmax- Accordingly, N3 turns ON and node 203 will go from 3xV m ax to ground potential.
• the gate voltage of N3 As the node 203 goes to ground potential, so too will the gate voltage of N3 as the gate voltage of N3 tracks in real time substantially without delay the output signal at node 203 by virtue of the capacitive coupling (e.g., C X 2).
• the biasing circuit 214 will limit the minimum voltage level at the gate of N3 to Vmax-
• the gate driver section 14 can drive the Hl-side stack 102 to a non-conductive state.
• the gate driver section 14 can drive the gate of Pi to 3xVmax, which will turn OFF Pi .
• the voltage at node 201 will equalize with the gate voltage of P2, namely 2xV m ax, thus turning OFF P2.
• the voltage at node 202 will equalize with the gate voltage at P3.
• the gate voltage of P3 is at 2xVmax, and so the node 202 will become 2xVmax, and P3 will turn OFF.
• the gate voltage of P3 As the node 203 goes from 3xV m ax to ground potential, so too will the gate voltage of P3 as the gate voltage of P3 tracks in real time substantially without delay the output signal at node 203 by virtue of the capacitive coupling (e.g., Cxi).
• the biasing circuit 212 will limit the minimum voltage level at the gate of P3 to Vmax- By limiting the minimum gate voltage of P3 to Vmax, the V gc i of P3 will not exceed the Vmax rating of P3 when the voltage at node 203 drops to ground potential.

Landscapes

• Engineering & Computer Science (AREA)
• Computer Hardware Design (AREA)
• Physics & Mathematics (AREA)
• Computing Systems (AREA)
• General Engineering & Computer Science (AREA)
• Mathematical Physics (AREA)
• Power Engineering (AREA)
• Electronic Switches (AREA)
• Power Conversion In General (AREA)
• Logic Circuits (AREA)
• Dc-Dc Converters (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (1)

Family

ID=55637483

Family Applications (1)

Country Status (6)

Families Citing this family (10)

Citations (5)

Family Cites Families (6)

• 2015
  • 2015-03-27 US US14/671,553 patent/US9548739B2/en not_active Expired - Fee Related
• 2016
  • 2016-03-15 JP JP2017550205A patent/JP2018512812A/ja active Pending
  • 2016-03-15 WO PCT/US2016/022506 patent/WO2016160328A1/en not_active Ceased
  • 2016-03-15 EP EP16712157.3A patent/EP3275079A1/en not_active Withdrawn
  • 2016-03-15 KR KR1020177027061A patent/KR20170131452A/ko not_active Withdrawn
  • 2016-03-15 CN CN201680018229.5A patent/CN107438948A/zh active Pending

Patent Citations (5)

Also Published As

Similar Documents

Legal Events