WO2015033740A1 - 炭化珪素半導体素子および炭化珪素半導体素子の製造方法 - Google Patents
炭化珪素半導体素子および炭化珪素半導体素子の製造方法 Download PDFInfo
- Publication number
- WO2015033740A1 WO2015033740A1 PCT/JP2014/071122 JP2014071122W WO2015033740A1 WO 2015033740 A1 WO2015033740 A1 WO 2015033740A1 JP 2014071122 W JP2014071122 W JP 2014071122W WO 2015033740 A1 WO2015033740 A1 WO 2015033740A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- silicon carbide
- film
- carbide semiconductor
- region
- semiconductor element
- Prior art date
Links
- 229910010271 silicon carbide Inorganic materials 0.000 title claims abstract description 90
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 title claims abstract description 88
- 239000004065 semiconductor Substances 0.000 title claims description 66
- 238000000034 method Methods 0.000 title claims description 24
- 238000004519 manufacturing process Methods 0.000 title claims description 10
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims abstract description 60
- 239000000758 substrate Substances 0.000 claims abstract description 48
- 229910052759 nickel Inorganic materials 0.000 claims abstract description 15
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 13
- 238000000137 annealing Methods 0.000 claims abstract description 13
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims abstract description 10
- 238000010521 absorption reaction Methods 0.000 claims description 53
- 239000011229 interlayer Substances 0.000 claims description 18
- -1 tungsten nitride Chemical class 0.000 claims description 12
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 11
- 230000015572 biosynthetic process Effects 0.000 claims description 11
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 10
- 229910052799 carbon Inorganic materials 0.000 claims description 10
- 230000008569 process Effects 0.000 claims description 10
- 238000005259 measurement Methods 0.000 claims description 9
- 229910052721 tungsten Inorganic materials 0.000 claims description 8
- 239000010937 tungsten Substances 0.000 claims description 8
- 239000010936 titanium Substances 0.000 claims description 7
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 claims description 6
- 238000010438 heat treatment Methods 0.000 claims description 5
- 229910052719 titanium Inorganic materials 0.000 claims description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 4
- 238000007788 roughening Methods 0.000 claims description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 2
- SJKRCWUQJZIWQB-UHFFFAOYSA-N azane;chromium Chemical compound N.[Cr] SJKRCWUQJZIWQB-UHFFFAOYSA-N 0.000 claims description 2
- CXOWYMLTGOFURZ-UHFFFAOYSA-N azanylidynechromium Chemical compound [Cr]#N CXOWYMLTGOFURZ-UHFFFAOYSA-N 0.000 claims description 2
- 229910052804 chromium Inorganic materials 0.000 claims description 2
- 239000011651 chromium Substances 0.000 claims description 2
- 229910052750 molybdenum Inorganic materials 0.000 claims description 2
- 239000011733 molybdenum Substances 0.000 claims description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052751 metal Inorganic materials 0.000 description 18
- 239000002184 metal Substances 0.000 description 18
- 229910021332 silicide Inorganic materials 0.000 description 18
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 18
- 239000010410 layer Substances 0.000 description 12
- 238000005468 ion implantation Methods 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 238000004544 sputter deposition Methods 0.000 description 10
- 239000000463 material Substances 0.000 description 9
- 238000000059 patterning Methods 0.000 description 9
- 230000000630 rising effect Effects 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 8
- 239000012298 atmosphere Substances 0.000 description 7
- 238000000605 extraction Methods 0.000 description 7
- 239000007789 gas Substances 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 238000001312 dry etching Methods 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N nitrogen Substances N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000004913 activation Effects 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 229910052757 nitrogen Inorganic materials 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 238000005275 alloying Methods 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910000943 NiAl Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- NPXOKRUENSOPAO-UHFFFAOYSA-N Raney nickel Chemical compound [Al].[Ni] NPXOKRUENSOPAO-UHFFFAOYSA-N 0.000 description 1
- HIVGXUNKSAJJDN-UHFFFAOYSA-N [Si].[P] Chemical compound [Si].[P] HIVGXUNKSAJJDN-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000003763 carbonization Methods 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 125000001309 chloro group Chemical group Cl* 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000012776 electronic material Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 238000009751 slip forming Methods 0.000 description 1
- 238000005477 sputtering target Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 1
- XJDNKRIXUMDJCW-UHFFFAOYSA-J titanium tetrachloride Chemical compound Cl[Ti](Cl)(Cl)Cl XJDNKRIXUMDJCW-UHFFFAOYSA-J 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/048—Making electrodes
- H01L21/0485—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
Definitions
- the present invention relates to a silicon carbide semiconductor element using silicon carbide (SiC) as a semiconductor material, and in particular, to a current flowing from a front surface side to a back surface side of a semiconductor substrate, and a method for manufacturing the silicon carbide semiconductor element.
- SiC silicon carbide
- silicon carbide semiconductor Since silicon carbide semiconductor has a large band gap compared to silicon (Si) semiconductor, it has a high breakdown field strength. Since the on-resistance, which is the resistance in the conductive state, is inversely proportional to the cube of the dielectric breakdown electric field strength, for example, in a widely used silicon carbide semiconductor called 4H type (four-layer periodic hexagonal crystal: 4H—SiC), The on-resistance can be suppressed to 1/100 of silicon semiconductors.
- 4H type four-layer periodic hexagonal crystal: 4H—SiC
- silicon carbide semiconductors are expected to serve as next-generation low-loss power semiconductor elements, combined with large thermal conductivity characteristics that facilitate heat dissipation.
- silicon carbide semiconductors with various structures such as Schottky barrier diodes, MOSFETs (insulated gate field effect transistors), PN diodes, IGBTs (insulated gate bipolar transistors), GTOs (gate turn-off thyristors), etc. Devices have been developed.
- the ohmic electrode is generally formed by forming a metal film on a silicon carbide semiconductor layer and then annealing under reduced pressure or in an inert gas atmosphere to form a metal silicide.
- annealing is generally performed at about 1000 ° C.
- a laminated film of different metals such as the Ni and Al films described above, is annealed between the silicon carbide semiconductor layer and the metal.
- a metal silicide is not formed, an alloy is formed between metals, and the problem of not functioning as an ohmic electrode arises.
- RTA Rapid Thermal Annealing
- This RTA method consists of a mechanism that heats a substrate at a high temperature rise rate using an infrared lamp. For example, a material having a low infrared emissivity, such as a metal or a synthetic quartz material, is heated efficiently. The object to be heated is placed on
- Such non-uniformity of metal silicide formation contributes to variations in contact resistance and causes variations in device characteristics and reliability.
- an object of the present invention is to form a metal silicide uniformly, to reduce a contact resistance difference between an n-type region and a p-type region, and to obtain long-term driving reliability.
- a method for manufacturing a silicon carbide semiconductor element of the present invention includes a step of selectively forming an infrared absorption film on a surface of a silicon carbide semiconductor substrate, and a step of forming the infrared absorption film on the silicon carbide semiconductor substrate.
- the step of performing the rapid annealing treatment is characterized in that the silicon carbide semiconductor substrate is placed on a carbon susceptor and heating is performed at an elevated temperature of 1 ° C. or more per second at a measurement temperature of the carbon susceptor.
- the method includes a step of roughening the surface of the infrared absorbing film.
- the silicon carbide semiconductor element of the present invention is formed in order in a region excluding the infrared absorption film selectively formed on the surface of the silicon carbide semiconductor substrate and the formation region of the infrared absorption film on the silicon carbide semiconductor substrate. And an aluminum film and a nickel film, and a uniform electrode formed on the silicon carbide semiconductor substrate by a rapid annealing process at a predetermined temperature rise rate.
- the infrared absorbing film is characterized by comprising at least one of titanium nitride, molybdenum nitride, tungsten nitride, chromium nitride, or a laminated film thereof.
- the infrared absorption film is characterized by comprising a laminated film of titanium nitride and titanium, a laminated film of molybdenum nitride and molybdenum, a laminated film of tungsten nitride and tungsten, or a laminated film of chromium nitride and chromium.
- the infrared absorbing film is formed with a thickness of 10 nm to 300 nm.
- the aluminum film is formed with a thickness of 10 nm to 100 nm.
- the nickel film is formed with a thickness of 20 nm to 100 nm.
- the infrared absorbing film is provided in an active portion excluding a source contact electrode portion in a chip region.
- the infrared absorption film is provided over the entire chip area.
- the infrared absorption film is provided in an area excluding a chip area of the wafer.
- the infrared absorption film is formed in a region excluding an opening exposing the n-type region and the p-type region in the opening of the interlayer insulating film.
- the nickel film is formed on the n-type region, and the aluminum film and the nickel film are laminated on the p-type region.
- the metal silicide can be formed uniformly and a higher performance silicon carbide semiconductor device can be provided.
- the metal silicide can be formed uniformly, the contact resistance difference between the n-type region and the p-type region is small, and long-term driving reliability can be obtained.
- FIG. 1 is a cross-sectional view of a silicon carbide semiconductor element on which an infrared absorption film according to Embodiment 1 of the present invention is formed.
- FIG. 2 is a plan view showing the position of the infrared absorption film according to the first embodiment of the present invention (part 1).
- FIG. 3 is a plan view showing the position of the infrared absorption film according to the first embodiment of the present invention (part 2).
- FIG. 4 is a plan view showing the position of the infrared absorption film according to the first embodiment of the present invention (part 3).
- FIG. 5 is a comparison diagram of contact resistance when the infrared absorption film according to the first embodiment of the present invention is formed and when the infrared absorption film is not formed.
- FIG. 5 is a comparison diagram of contact resistance when the infrared absorption film according to the first embodiment of the present invention is formed and when the infrared absorption film is not formed.
- FIG. 6 is a comparison diagram of contact resistance when the infrared absorption film according to the second embodiment of the present invention is formed and when the infrared absorption film is not formed.
- FIG. 7 is an image showing a cross-sectional shape of the silicon carbide semiconductor device according to the fourth exemplary embodiment of the present invention (an example of Ni silicide formation failure).
- FIG. 8 is an image showing a cross-sectional shape of the silicon carbide semiconductor element according to the fourth embodiment of the present invention (example of forming Ni silicide).
- FIG. 9 is a diagram showing the presence / absence of Ni silicide formation for each temperature increase rate according to the fourth embodiment of the present invention.
- FIG. 1 is a cross-sectional view of a silicon carbide semiconductor element on which an infrared absorption film according to Embodiment 1 of the present invention is formed, and FIGS. 2 to 4 show the positions of the infrared absorption film according to Embodiment 1 of the present invention. It is a top view.
- MOSFET Double Implant
- n on one main surface - -type silicon carbide single crystal semiconductor substrate (hereinafter, n - - type silicon carbide epitaxial layers are stacked, n consisting of four layers periodic hexagonal (4H-SiC) silicon carbide type A silicon carbide substrate) 1 is prepared.
- a p-type well region 2 is formed on an n ⁇ -type silicon carbide substrate (surface layer of an n ⁇ -type silicon carbide epitaxial layer) 1, and a p-type contact region 3 and an n-type source region 4 are formed inside the p-type well region 2.
- ion implantation is performed in the formation of the p-type well region 2, the p-type contact region 3, and the n-type source region 4 by forming an n ⁇ -type carbonization in which an ion implantation mask such as a silicon oxide film having a corresponding opening is formed. This is performed by introducing the silicon substrate 1 into an ion implantation apparatus.
- the n-type region is formed by implanting phosphorus ions or nitrogen ions.
- the p-type region is formed by implanting aluminum ions or the like.
- an n-type or p-type region is formed in the opening of the ion implantation mask in n ⁇ -type silicon carbide substrate 1, and by repeating this, p-type well region 2 and p-type contact region 3 are formed.
- N-type source region 4 is formed.
- the p-type withstand voltage ring shape portion 13 is formed so as to surround the active region where the p-type well region is concentrated (see FIG. 2).
- the region up to the region where p-type breakdown voltage ring-shaped portion 13 is formed becomes a region of one silicon carbide semiconductor element (MOSFET element), and a plurality of elements are arranged on one n ⁇ -type silicon carbide substrate 1.
- MOSFET element silicon carbide semiconductor element
- a gate insulating film 5 is grown on the surface of the n ⁇ -type silicon carbide substrate 1 by thermal oxidation, a polysilicon film is formed by a chemical vapor deposition (CVD) method, and adjacent p-type well regions 2 are formed by a photolithography process.
- a gate electrode 6 is formed in a region straddling. In some cases, a silicon oxide film pattern is formed in advance on a portion where the gate insulating film 5 is unnecessary, such as on the p-type withstand voltage ring-shaped portion 13.
- an interlayer insulating film 7 made of a silicon oxide film is formed by a CVD method, and an opening of the interlayer insulating film 7 is formed on the n-type source region 4 and the p-type contact region 3 by a photolithography process.
- the opening of the interlayer insulating film 7 is also formed at the junction (not shown) between the gate electrode 6 and the extraction electrode 11 of the gate electrode 6.
- an infrared absorption film 8 is formed on the interlayer insulating film 7.
- a material used for the infrared absorption film 8 a material having an infrared emissivity of 0.5 or more with respect to near infrared rays having a wavelength of about 0.8 ⁇ m to about 2.5 ⁇ m is desirable.
- titanium nitride, molybdenum nitride, tungsten nitride, chrome nitride, carbon, or the like can be used.
- a structure in which a metal material and a metal nitride are laminated can be employed.
- titanium nitride is formed by changing the sputtering gas to a mixed gas of nitrogen and Ar and performing sputtering.
- the thickness of the infrared absorbing film 8 is desirably a film thickness that can absorb infrared rays, and is a film thickness that does not cause deformation such as cracks by heating, and is desirably approximately 10 nm to 300 nm.
- a titanium (Ti) target is used as the infrared absorption film 8
- a reactive sputtering method using a mixed gas of argon (Ar) and nitrogen a sputtering method using a titanium nitride target
- a film can be formed by a CVD method using titanium tetrachloride and ammonia gas.
- the infrared absorption film 8 includes a source contact electrode portion (opening that exposes the n-type source region 4 and the p-type contact region 3 in the opening of the interlayer insulating film 7) 16 and a gate contact electrode portion (interlayer insulating film 7). (Not shown) in which a junction between the gate electrode 6 and the extraction electrode 11 of the gate electrode 6 is formed) and a gap for maintaining insulation between these electrodes are excluded.
- the region is patterned so as to be formed on all or part of the region.
- the junction between the gate electrode 6 and the extraction electrode 11 of the gate electrode 6 is formed in the vicinity of the boundary between the active region and the p-type breakdown voltage ring-shaped portion 13.
- the infrared absorption film 8 is formed in the active portion (the active region inside the p-type withstand voltage ring shape portion 13) excluding the source contact electrode portion 16 (see FIG. 1). Deploy. In addition, as shown in FIG. 3, the infrared absorption film 8 may be disposed over the entire chip region 14 excluding the source contact electrode portion 16. In addition, as shown in FIG. 4, the above-described n ⁇ is also obtained by using the infrared absorption film 8 in a portion (shaded area in the drawing) that cannot be used as an element (chip region 14) such as the outer peripheral portion of the wafer 15. It becomes possible to uniformly heat type silicon carbide substrate 1.
- the patterning of the infrared absorbing film 8 can be performed by a photolithographic process using wet etching or dry etching.
- a metal nitride film can be processed with high dimensional accuracy by dry etching using chlorine gas, hydrogen tetraboride, or the like.
- the infrared emissivity by roughening the surface (front surface side) of the infrared absorption film 8. For example, after patterning the infrared absorption film 8, the resist mask used for patterning the infrared absorption film 8 is removed, inserted into a dry etching apparatus again, and etched for a short time, thereby forming irregularities on the surface of the infrared absorption film 8. can do.
- the unevenness can be formed by patterning the interlayer insulating film 7 and then removing the resist mask used for patterning the interlayer insulating film 7 and inserting it again into the dry etching apparatus and etching it for a short time.
- a p-type contact film is then formed by sputtering or the like, and a p-type contact pattern 9 is formed on the p-type contact region 3 by photolithography.
- a 3B group such as boron (B) or indium (In) can be used, but it is desirable to use Al for ease of pattern formation.
- Al if the thickness is 5 nm or more, it has an effect of reducing the contact resistance with the p-type region as compared with the case where only the Ni film is used.
- the dimension of the Al pattern is further stabilized, and the uniformity of contact resistance within the wafer surface is improved.
- the Al film exceeds 100 nm, alloying with the Ni film mainly occurs and becomes a factor that inhibits silicidation.
- Ni film is formed by sputtering or the like, and a Ni pattern 10 is formed by photolithography in a region covering the n-type source region 4 and the p-type contact region 3.
- the Ni film is preferably silicided efficiently and has a thickness with good dimensional controllability by patterning, and a thickness of about 20 to 100 nm is used.
- the temperature rising rate is desirably 1 ° C. or more per minute, and if it is less than 1 ° C. per minute, the alloying of the Al film and the Ni film occurs preferentially and becomes a factor inhibiting silicidation. Further, a temperature rising rate exceeding 25 ° C. per second is affected by a thermal shock to the sample, and it is difficult to realize such as cracking.
- an Al extraction electrode 11 having a thickness of 5 ⁇ m is patterned so as to cover the source contact electrode portion 16.
- the extraction electrode 11 is also formed on the gate electrode 6 separately from the source region, and the source and the gate are driven independently.
- a laminated film of Ti and Ni is formed on the back surface of n ⁇ -type silicon carbide substrate 1 to form drain electrode (back surface electrode) 12, thereby forming a silicon carbide semiconductor element (MOSFET element).
- a double-injection MOSFET was manufactured. Specifically, first, an n ⁇ type silicon carbide substrate 1 was prepared by epitaxially growing a high resistance layer having an n type doping concentration of 2 ⁇ 10 15 cm ⁇ 3 to a thickness of 15 ⁇ m. Next, an ion implantation mask made of a silicon oxide film having a thickness of 1.5 ⁇ m was formed, and Al ions were implanted at a temperature of 500 ° C. to form the p-type well region 2. The doping concentration was 1 ⁇ 10 16 cm ⁇ 3 and the implantation depth was 1 ⁇ m.
- an ion implantation mask made of a silicon oxide film having an opening at the center of the p-type well region 2 was formed, and Al ions were implanted to form the p-type contact region 3.
- the doping concentration was 1 ⁇ 10 18 cm ⁇ 3 .
- a TLM (Transmission Line Model) pattern region for measuring the contact resistance of the p-type contact region 3 was formed in the vicinity of the element.
- n ⁇ type silicon carbide substrate 1 was inserted into an annealing furnace, and activation treatment was performed at 1700 ° C. for 5 minutes in an Ar atmosphere.
- an ion implantation mask made of a silicon oxide film having an opening on the side of the p-type contact region 3 is formed in the p-type well region 2, and phosphorus ions are implanted to make the doping concentration 1 ⁇ 10 19 cm ⁇ . 3 n-type source regions 4 were formed.
- n ⁇ type silicon carbide substrate 1 was again inserted into the annealing furnace, and activation treatment was performed at 1700 ° C. for 5 minutes in an Ar atmosphere. Then, n - -type silicon carbide substrate 1 was inserted into the quartz tube, passing oxygen into pure water, subjected to thermal oxidation treatment at 1200 ° C. in an atmosphere moistened with water vapor, n - -type silicon carbide substrate 1 of the surface ( A silicon oxide film to be the gate insulating film 5 was grown on the surface of the n ⁇ -type silicon carbide epitaxial layer. The thickness of the silicon oxide film was 700 mm.
- Gate electrode 6 was formed from a region straddling adjacent p-type well region 2 to a region of p-type well region 2 sandwiched between n ⁇ -type silicon carbide substrate 1 and n-type source region 4.
- a PSG (Phosphorus Silicon Glass) film having a thickness of 1 ⁇ m was formed by CVD, and the PSG film was patterned by photolithography to form an interlayer insulating film 7 in a region covering the gate electrode 6.
- the process includes the steps of forming the interlayer insulating film 7 ⁇ patterning for forming the opening of the interlayer insulating film 7 ⁇ forming the infrared absorbing film 8 ⁇ patterning the infrared absorbing film 8.
- titanium nitride, molybdenum nitride, tungsten nitride, chrome nitride, and carbon film were formed to a thickness of 0.1 ⁇ m, respectively.
- sputtering was performed with Ar gas using sputtering targets obtained by firing metal nitrides.
- the carbon film was also sputtered with Ar gas using a carbon target.
- Nitride is chlorine as an etching gas
- carbon tetrafluoride is used for patterning
- infrared absorbing film 8 is a source contact electrode portion 16, a gate contact electrode portion, and a TLM pattern region (other layers of interlayer insulating film 7). It was formed at a position excluding the opening exposed (not shown).
- an Al film having a thickness of 15 nm was formed by sputtering, and the Al film was patterned so as to remain on the p-type contact region 3 and the TLM pattern region.
- the Al film remaining on the p-type contact region 3 is the p-type contact pattern 9.
- the Al film remaining on the TLM pattern region is an Al electrode pattern for TLM measurement.
- the Al electrode pattern for TLM measurement was a rectangle of 100 ⁇ 200 ⁇ m, and the gap was 1 ⁇ m, 2 ⁇ m, 4 ⁇ m, 8 ⁇ m, and 32 ⁇ m.
- a 60 nm Ni film was formed by sputtering, and the Ni film was patterned so as to remain on the source contact electrode portion 16 and the TLM pattern region.
- the Ni film remaining on the source contact electrode portion 16 is the Ni pattern 10.
- the Ni film remaining on the TLM pattern region is a Ni electrode pattern for TLM measurement.
- the Ni electrode pattern for TLM measurement was the same as the Al electrode pattern for TLM measurement.
- a Ni film of 60 nm was also formed on the back side of the n ⁇ -type silicon carbide substrate 1.
- the n ⁇ -type silicon carbide substrate 1 is inserted into an RTA furnace, and in a nitrogen atmosphere, measured with a thermocouple installed on a carbon susceptor, the temperature is raised to 1000 ° C. at 4 ° C. per second, and held for 5 minutes.
- a metal silicide film of Al and Ni was formed.
- an Al film having a thickness of 5 ⁇ m was formed by sputtering, and a source contact pad, a gate contact pad, and an electrode pad (extraction electrode) 11 for TLM were formed.
- Ti 100 nm and gold (Au) 200 nm were formed on the back side of the n ⁇ -type silicon carbide substrate 1 by a vapor deposition method by heating to form a back electrode 12.
- a MOSFET element was manufactured through the above steps, and contact resistance (contact resistance between the p-type contact region 3 and the p-type contact pattern 9) was measured in the TLM pattern region.
- the average value is calculated from the measured values in the wafer surface, and the contact resistance distribution is (Maximum value-minimum value) / (maximum value + minimum value) It calculated using the numerical formula of.
- FIG. 5 is a comparison diagram of contact resistance when the infrared absorption film according to the first embodiment of the present invention is formed and when the infrared absorption film is not formed.
- each of the MOSFET element in which the infrared absorption film 8 of the first embodiment is formed and the MOSFET element manufactured in the same process as in Example 1 and in which the infrared absorption film 8 is not formed are each TLM.
- Contact resistance was measured in the region. As shown in FIG. 5, it is confirmed that the contact resistance (average value) and the contact resistance distribution are reduced by installing the infrared absorption film 8 made of various materials compared to the case where the infrared absorption film 8 is not installed. did it.
- FIG. 6 is a comparison diagram of contact resistance when the infrared absorption film according to the second embodiment of the present invention is formed and when the infrared absorption film is not formed.
- a titanium nitride film is formed in each shape (location) shown in FIGS. 2, 3, and 4 as the infrared absorbing film 8 in the same process as in the first embodiment. Then, the in-wafer variation of the contact resistance of the p-type contact region 3 was measured using the contact resistance measurement TLM pattern region formed in the vicinity of the element.
- the titanium nitride film is patterned in the shape shown in FIG. 2 of the first embodiment in the same process as in the first embodiment, and then the n ⁇ type is again applied to the dry etching apparatus.
- the silicon carbide substrate 1 was inserted, and dry etching using chlorine gas was performed for 5 seconds to roughen the surface of the infrared absorption film 8.
- the in-wafer variation of the contact resistance of the p-type contact region 3 was measured.
- the average value of the contact resistance was 0.03 ⁇ 10 ⁇ 2 cm 2, which was further improved from the first embodiment.
- the infrared absorbing film 8 is patterned with the shape shown in FIG. 2 of the first embodiment in the same manner as in the first embodiment. Then, in the RTA after forming Ni, each sample with a temperature rising rate of 0.5 ° C. per second, 1.0 ° C. per second, 4.0 ° C. per second, and 10 ° C. per second was prepared, and the cross section of the source contact electrode portion 16 was It was confirmed whether or not cut-out Ni silicide was formed.
- FIG. 7 and 8 are images showing cross-sectional shapes of the silicon carbide semiconductor element according to the fourth embodiment of the present invention.
- the temperature rising rate was 0.5 ° C. per second
- the temperature rising rate was 4.0 ° C. per second.
- a NiAl alloy is formed and the surface is divided into droplets on the surface of the n ⁇ -type silicon carbide substrate 1 (reference numeral 10 in FIG. 7).
- An example of formation failure of Ni silicide in which almost no is formed was confirmed.
- the temperature increase shown in FIG. 8 was performed at 4 ° C. per second, it was confirmed that Ni silicide was continuously formed on the entire source contact electrode portion 16 (reference numeral 10 in FIG. 8).
- FIG. 9 is a diagram showing whether or not Ni silicide is formed for each temperature increase rate according to the fourth embodiment of the present invention. As shown in FIG. 9, in order to form Ni silicide, a temperature rising rate of 1 ° C. or more per second is required.
- metal silicide can be formed uniformly, variation in contact resistance can be prevented, and characteristics and reliability of the silicon carbide semiconductor element can be improved.
- the present invention is not limited to the above-described embodiment, and various modifications can be made without departing from the spirit of the present invention.
- the present invention similarly holds when the p-type and the n-type are interchanged or when the silicon carbide substrate and the epitaxial layer grown on the main surface of the silicon carbide substrate have different conductivity types.
- a p-type contact pattern in contact with the p-type region serving as the source region or contact region may be formed, and a Ni pattern in contact with the n-type region serving as the source region or contact region may be formed.
- the semiconductor element according to the present invention is suitable for a vertical semiconductor device in which a current flows from the front surface side to the back surface side of the semiconductor substrate, for example, a power semiconductor device such as a power device, or an industrial use. This is useful for power semiconductor devices used for motor control and engine control.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
本発明の実施の形態1にかかる炭化珪素半導体素子の製造方法について、p型ウェル領域とn型ソース領域とをそれぞれイオン注入で形成する二重注入(Double Implante)プロセスによって二重注入型MOSFET(DIMOSFET)を作製(製造)する場合を例に説明する。図1は、本発明の実施の形態1にかかる赤外線吸収膜を形成した炭化珪素半導体素子の断面図、図2~図4は、本発明の実施の形態1にかかる赤外線吸収膜の位置を示す平面図である。
(最大値-最小値)/(最大値+最小値)
の数式を用いて算出した。
図5は、本発明の実施の形態1にかかる赤外線吸収膜を形成した場合と、赤外線吸収膜を形成しない場合との接触抵抗の対比図である。図5に示すように、実施の形態1の赤外線吸収膜8を形成したMOSFET素子と、実施例1と同様の工程で作製し、赤外線吸収膜8を形成しないMOSFET素子と、のそれぞれについて、TLM領域において接触抵抗の測定を行った。図5に示すように、各種材料による赤外線吸収膜8を設置することにより、赤外線吸収膜8を設置しない場合に比べて、接触抵抗(平均値)および接触抵抗分布がいずれも小さくなることを確認できた。
図6は、本発明の実施の形態2にかかる赤外線吸収膜を形成した場合と、赤外線吸収膜を形成しない場合との接触抵抗の対比図である。実施の形態2では、実施の形態1と同様の工程で、赤外線吸収膜8として、チタンナイトライド膜を図2、図3、図4に示すそれぞれの形状(箇所)に形成した。そして、素子近傍に形成したコンタクト抵抗測定用のTLMパターン領域を用いて、p型コンタクト領域3のコンタクト抵抗のウエハ面内ばらつきを測定した。
実施の形態3は、実施の形態1と同様の工程で、チタンナイトライド膜を実施の形態1の図2に示した形状で赤外線吸収膜8をパターニングした後に、再度ドライエッチング装置にn-型炭化珪素基板1を挿入し、塩素ガスを用いたドライエッチングを5秒間実施し、赤外線吸収膜8の表面を粗面化した。このウエハにおいて、p型コンタクト領域3のコンタクト抵抗のウエハ面内ばらつきを測定した。
実施の形態4では、実施の形態1と同様の工程で、チタンナイトライド膜を実施の形態1の図2に示した形状で赤外線吸収膜8をパターニングした。そして、Ni形成後のRTAにおいて、昇温レートを毎秒0.5℃、毎秒1.0℃、毎秒4.0℃、毎秒10℃とした各サンプルを作製し、ソースコンタクト電極部16の断面を切出しNiシリサイドが形成されているかを確認した。
2 p型ウェル領域
3 p型コンタクト領域
4 n型ソース領域
5 ゲート絶縁膜
6 ゲート電極
7 層間絶縁膜
8 赤外線吸収膜
9 p型コンタクトパターン
10 Niパターン
11 取り出し電極
12 裏面電極
13 p型耐圧リング形状部
14 チップ領域
15 ウエハ
Claims (14)
- 炭化珪素半導体基板の表面に赤外線吸収膜を選択的に形成する工程と、
前記炭化珪素半導体基板上の前記赤外線吸収膜の形成領域を除く領域にアルミニウム膜と、ニッケル膜とを順に形成する工程と、
前記炭化珪素半導体基板に所定の昇温レートの急速アニール処理により均一に電極を形成する工程と、
を含むことを特徴とする炭化珪素半導体素子の製造方法。 - 前記急速アニール処理を行う工程は、前記炭化珪素半導体基板をカーボンサセプタ上に設置し、カーボンサセプタの測定温度で毎秒1℃以上の上昇温度での加熱を行うことを特徴とする請求項1に記載の炭化珪素半導体素子の製造方法。
- 前記赤外線吸収膜の表面を粗面化する工程を含むことを特徴とする請求項1または2に記載の炭化珪素半導体素子の製造方法。
- 炭化珪素半導体基板の表面に選択的に形成された赤外線吸収膜と、
前記炭化珪素半導体基板上の前記赤外線吸収膜の形成領域を除く領域に順に形成されたアルミニウム膜およびニッケル膜と、
前記炭化珪素半導体基板に所定の昇温レートの急速アニール処理により形成された均一な電極と、
を有することを特徴とする炭化珪素半導体素子。 - 前記赤外線吸収膜が、窒化チタン、窒化モリブデン、窒化タングステン、窒化クロムの少なくとも1つ、またはこれらの積層膜からなることを特徴とする請求項4に記載の炭化珪素半導体素子。
- 前記赤外線吸収膜が、窒化チタンとチタンの積層膜、窒化モリブデンとモリブデンの積層膜、窒化タングステンとタングステンの積層膜、または窒化クロムとクロムの積層膜からなることを特徴とする請求項4に記載の炭化珪素半導体素子。
- 前記赤外線吸収膜が10nm以上300nm以下の厚さで形成されたことを特徴とする請求項4に記載の炭化珪素半導体素子。
- 前記アルミニウム膜が10nm以上100nm以下の厚さで形成されたことを特徴とする請求項4に記載の炭化珪素半導体素子。
- 前記ニッケル膜が20nm以上100nm以下の厚さで形成されたことを特徴とする請求項4に記載の炭化珪素半導体素子。
- 前記赤外線吸収膜は、チップ領域のソースコンタクト電極部を除いた活性部に設けられたことを特徴とする請求項4に記載の炭化珪素半導体素子。
- 前記赤外線吸収膜は、チップ領域の全域に設けられたことを特徴とする請求項4に記載の炭化珪素半導体素子。
- 前記赤外線吸収膜は、ウェハのチップ領域を除いた領域に設けられたことを特徴とする請求項4に記載の炭化珪素半導体素子。
- 前記赤外線吸収膜は、層間絶縁膜の開口部のうち、n型領域およびp型領域を露出する開口部を除く領域に形成されたことを特徴とする請求項4~12のいずれか一つに記載の炭化珪素半導体素子。
- 前記n型領域上に前記ニッケル膜が形成され、前記p型領域上に前記アルミニウム膜と前記ニッケル膜とが積層されたことを特徴とする請求項13に記載の炭化珪素半導体素子。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP14842165.4A EP3043376B1 (en) | 2013-09-05 | 2014-08-08 | Method for manufacturing silicon carbide semiconductor element |
CN201480048187.0A CN105493245B (zh) | 2013-09-05 | 2014-08-08 | 碳化硅半导体元件以及碳化硅半导体元件的制造方法 |
JP2015525333A JP5885284B2 (ja) | 2013-09-05 | 2014-08-08 | 炭化珪素半導体素子および炭化珪素半導体素子の製造方法 |
US15/058,139 US9923062B2 (en) | 2013-09-05 | 2016-03-01 | Silicon carbide semiconductor device and method of manufacturing a silicon carbide semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013184515 | 2013-09-05 | ||
JP2013-184515 | 2013-09-05 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/058,139 Continuation US9923062B2 (en) | 2013-09-05 | 2016-03-01 | Silicon carbide semiconductor device and method of manufacturing a silicon carbide semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015033740A1 true WO2015033740A1 (ja) | 2015-03-12 |
Family
ID=52628223
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2014/071122 WO2015033740A1 (ja) | 2013-09-05 | 2014-08-08 | 炭化珪素半導体素子および炭化珪素半導体素子の製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9923062B2 (ja) |
EP (1) | EP3043376B1 (ja) |
JP (1) | JP5885284B2 (ja) |
CN (1) | CN105493245B (ja) |
WO (1) | WO2015033740A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016213414A (ja) * | 2015-05-13 | 2016-12-15 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
CN107017288A (zh) * | 2015-12-11 | 2017-08-04 | 富士电机株式会社 | 半导体装置及半导体装置的制造方法 |
JP2017168687A (ja) * | 2016-03-16 | 2017-09-21 | 富士電機株式会社 | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014156791A1 (ja) * | 2013-03-29 | 2014-10-02 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
US10466108B2 (en) * | 2017-08-24 | 2019-11-05 | United States Of America As Represented By The Administrator Of Nasa | Molybdenum nitride absorber coating for a detector |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003229565A (ja) * | 2002-02-04 | 2003-08-15 | Mitsubishi Electric Corp | 半導体素子及びその製造方法 |
JP2007059646A (ja) * | 2005-08-25 | 2007-03-08 | Denso Corp | 半導体装置の製造方法 |
JP2007101213A (ja) * | 2005-09-30 | 2007-04-19 | Ricoh Co Ltd | 半導体装置、赤外線センサ、及び半導体装置の製造方法 |
JP2007149984A (ja) * | 2005-11-28 | 2007-06-14 | Rohm Co Ltd | 窒化物半導体発光素子の製造方法 |
JP2008204972A (ja) * | 2007-02-16 | 2008-09-04 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
WO2011115294A1 (ja) * | 2010-03-16 | 2011-09-22 | 合同会社先端配線材料研究所 | 炭化珪素用電極、炭化珪素半導体素子、炭化珪素半導体装置および炭化珪素用電極の形成方法 |
JP2011222607A (ja) * | 2010-04-06 | 2011-11-04 | Mitsubishi Electric Corp | SiC半導体素子の製造方法 |
JP2013016707A (ja) * | 2011-07-05 | 2013-01-24 | Hitachi Ltd | 半導体装置の製造方法 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5580388A (en) * | 1993-01-21 | 1996-12-03 | Moore Epitaxial, Inc. | Multi-layer susceptor for rapid thermal process reactors |
DE10051049B4 (de) * | 2000-10-14 | 2011-04-07 | Cree, Inc. | Aluminium-Nickel-Kontaktmetallisierung für p-dotiertes SiC und Herstellungsverfahren dafür |
US6794684B2 (en) * | 2001-02-01 | 2004-09-21 | Cree, Inc. | Reflective ohmic contacts for silicon carbide including a layer consisting essentially of nickel, methods of fabricating same, and light emitting devices including the same |
FR2827855B1 (fr) * | 2001-07-25 | 2004-07-02 | Saint Gobain | Vitrage muni d'un empilement de couches minces reflechissant les infrarouges et/ou le rayonnement solaire |
JP2003086534A (ja) * | 2001-09-10 | 2003-03-20 | Nissan Motor Co Ltd | 炭化珪素半導体のオーミック電極構造及び、炭化珪素半導体のオーミック電極製造方法 |
FR2914488B1 (fr) * | 2007-03-30 | 2010-08-27 | Soitec Silicon On Insulator | Substrat chauffage dope |
CN101927976B (zh) * | 2009-09-30 | 2013-09-25 | 浙江大立科技股份有限公司 | 微桥结构红外探测器以及制造方法 |
JP5728339B2 (ja) * | 2011-09-08 | 2015-06-03 | 株式会社東芝 | 半導体装置および半導体装置の製造方法 |
-
2014
- 2014-08-08 WO PCT/JP2014/071122 patent/WO2015033740A1/ja active Application Filing
- 2014-08-08 EP EP14842165.4A patent/EP3043376B1/en active Active
- 2014-08-08 JP JP2015525333A patent/JP5885284B2/ja active Active
- 2014-08-08 CN CN201480048187.0A patent/CN105493245B/zh active Active
-
2016
- 2016-03-01 US US15/058,139 patent/US9923062B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003229565A (ja) * | 2002-02-04 | 2003-08-15 | Mitsubishi Electric Corp | 半導体素子及びその製造方法 |
JP2007059646A (ja) * | 2005-08-25 | 2007-03-08 | Denso Corp | 半導体装置の製造方法 |
JP2007101213A (ja) * | 2005-09-30 | 2007-04-19 | Ricoh Co Ltd | 半導体装置、赤外線センサ、及び半導体装置の製造方法 |
JP2007149984A (ja) * | 2005-11-28 | 2007-06-14 | Rohm Co Ltd | 窒化物半導体発光素子の製造方法 |
JP2008204972A (ja) * | 2007-02-16 | 2008-09-04 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
WO2011115294A1 (ja) * | 2010-03-16 | 2011-09-22 | 合同会社先端配線材料研究所 | 炭化珪素用電極、炭化珪素半導体素子、炭化珪素半導体装置および炭化珪素用電極の形成方法 |
JP2011222607A (ja) * | 2010-04-06 | 2011-11-04 | Mitsubishi Electric Corp | SiC半導体素子の製造方法 |
JP2013016707A (ja) * | 2011-07-05 | 2013-01-24 | Hitachi Ltd | 半導体装置の製造方法 |
Non-Patent Citations (2)
Title |
---|
ITO; KAZUHIRO ET AL.: "Simultaneous Formation of Ni/Al Ohmic Contacts to Both n-and p-Type 4H-SiC", JOURNAL OF ELECTRONIC MATERIALS, vol. 37, no. 11, 2008, pages 1674 - 1680 |
See also references of EP3043376A4 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016213414A (ja) * | 2015-05-13 | 2016-12-15 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
CN107017288A (zh) * | 2015-12-11 | 2017-08-04 | 富士电机株式会社 | 半导体装置及半导体装置的制造方法 |
JP2017168687A (ja) * | 2016-03-16 | 2017-09-21 | 富士電機株式会社 | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN105493245A (zh) | 2016-04-13 |
US20160181376A1 (en) | 2016-06-23 |
JPWO2015033740A1 (ja) | 2017-03-02 |
EP3043376A1 (en) | 2016-07-13 |
EP3043376A4 (en) | 2017-04-12 |
EP3043376B1 (en) | 2021-03-03 |
JP5885284B2 (ja) | 2016-03-15 |
CN105493245B (zh) | 2018-01-16 |
US9923062B2 (en) | 2018-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8697555B2 (en) | Method of producing semiconductor device and semiconductor device | |
US8558244B2 (en) | Semiconductor device and method for manufacturing semiconductor device | |
JP5885284B2 (ja) | 炭化珪素半導体素子および炭化珪素半導体素子の製造方法 | |
JP6222771B2 (ja) | 炭化珪素半導体装置の製造方法 | |
JP5408248B2 (ja) | 炭化珪素半導体装置およびその製造方法 | |
JP2011114028A (ja) | SiC半導体装置とその製造方法 | |
US20130045593A1 (en) | Method for manufacturing silicon carbide semiconductor device | |
WO2017138221A1 (ja) | 炭化珪素半導体装置およびその製造方法 | |
WO2016013471A1 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2017175115A (ja) | 炭化珪素半導体素子および炭化珪素半導体素子の製造方法 | |
JP2017168602A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2010034481A (ja) | 半導体装置の製造方法および半導体装置 | |
JP6208106B2 (ja) | 半導体装置及びその製造方法 | |
JP6160541B2 (ja) | 炭化珪素半導体装置の製造方法 | |
JP2004288890A (ja) | 炭化珪素半導体素子 | |
JP6395299B2 (ja) | 炭化珪素半導体素子及び炭化珪素半導体素子の製造方法 | |
JP4506100B2 (ja) | 炭化珪素ショットキーバリアダイオードの製造方法 | |
JP6686581B2 (ja) | 炭化珪素半導体素子および炭化珪素半導体素子の製造方法 | |
JP6724444B2 (ja) | 炭化珪素半導体素子および炭化珪素半導体素子の製造方法 | |
JP6822088B2 (ja) | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 | |
JP6277902B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP5895750B2 (ja) | 炭化珪素半導体装置およびその製造方法 | |
JP2012104746A (ja) | 炭化珪素半導体装置およびその製造方法 | |
JP2008306034A (ja) | 半導体装置および半導体装置の製造方法 | |
WO2019198167A1 (ja) | 半導体装置の製造方法及び半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201480048187.0 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14842165 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2015525333 Country of ref document: JP Kind code of ref document: A |
|
REEP | Request for entry into the european phase |
Ref document number: 2014842165 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2014842165 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |