WO2014103256A1 - 炭化珪素半導体装置およびその製造方法 - Google Patents
炭化珪素半導体装置およびその製造方法 Download PDFInfo
- Publication number
- WO2014103256A1 WO2014103256A1 PCT/JP2013/007461 JP2013007461W WO2014103256A1 WO 2014103256 A1 WO2014103256 A1 WO 2014103256A1 JP 2013007461 W JP2013007461 W JP 2013007461W WO 2014103256 A1 WO2014103256 A1 WO 2014103256A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- trench
- well region
- silicon carbide
- carbide semiconductor
- semiconductor device
- Prior art date
Links
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 title claims abstract description 109
- 229910010271 silicon carbide Inorganic materials 0.000 title claims abstract description 109
- 239000004065 semiconductor Substances 0.000 title claims abstract description 101
- 238000004519 manufacturing process Methods 0.000 title claims description 30
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 239000012535 impurity Substances 0.000 claims description 21
- 238000000034 method Methods 0.000 claims description 14
- 238000005468 ion implantation Methods 0.000 claims description 13
- 230000001681 protective effect Effects 0.000 claims description 11
- 230000005669 field effect Effects 0.000 claims description 8
- 238000002513 implantation Methods 0.000 claims description 5
- 239000002344 surface layer Substances 0.000 claims description 5
- 150000002500 ions Chemical class 0.000 claims description 2
- 230000003542 behavioural effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 17
- 239000010410 layer Substances 0.000 description 11
- 230000015556 catabolic process Effects 0.000 description 9
- 239000013078 crystal Substances 0.000 description 6
- 229910010272 inorganic material Inorganic materials 0.000 description 6
- 239000011147 inorganic material Substances 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 229910004298 SiO 2 Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000011368 organic material Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000003763 carbonization Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0475—Changing the shape of the semiconductor body, e.g. forming recesses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
- H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/048—Making electrodes
- H01L21/049—Conductor-insulator-semiconductor electrodes, e.g. MIS contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0856—Source regions
- H01L29/0865—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66325—Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
- H01L29/66333—Vertical insulated gate bipolar transistors
- H01L29/66348—Vertical insulated gate bipolar transistors with a recessed gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
Definitions
- the present invention relates to a silicon carbide semiconductor device, and more particularly to a trench gate type silicon carbide semiconductor device used as a power semiconductor device and a method for manufacturing the same.
- switching elements such as silicon IGBT (Insulated Gate Bipolar Transistor) and MOSFET (Metal Oxide Semiconductor Field Effect Transistor) are used to switch between execution and stop of power supply for driving loads such as electric motors.
- IGBT Insulated Gate Bipolar Transistor
- MOSFET Metal Oxide Semiconductor Field Effect Transistor
- Vertical MOSFETs When used as a power semiconductor device, a vertical MOSFET structure is often used. Vertical MOSFETs include a planar type and a trench type (trench gate type) depending on the gate structure.
- Patent Document 1 in a trench gate type SiC-MOSFET composed of a 4H—SiC single crystal semiconductor substrate having an off angle, a drain current and a threshold voltage for each trench side wall surface having different crystal planes depending on the off angle. Variation occurs. That is, in a trench gate type SiC-MOSFET formed on a substrate having an off angle, the MOSFET is turned on differently for each trench sidewall surface, resulting in unstable dynamic characteristics or a specific trench sidewall surface. In some cases, current concentration on the channel surface occurred.
- the present invention has been made to solve the above-described problems, and is a trench gate type vertical silicon carbide capable of reducing variations in drain current and threshold voltage due to a crystal surface of a trench side wall surface.
- An object of the present invention is to provide a semiconductor device and a manufacturing method thereof.
- a silicon carbide semiconductor device of the present invention includes a drift region of a first conductivity type made of silicon carbide formed on a first main surface of a silicon carbide semiconductor substrate having an off angle, and a surface of the drift region.
- a second conductivity type well region composed of formed silicon carbide, a first conductivity type source region composed of silicon carbide selectively formed in a surface layer portion of the well region, and the source region
- a second conductivity type high-concentration well region having a higher impurity concentration than the first region, and a distance from the first sidewall surface of the trench to the high-concentration well region is within the trench and the first sidewall surface of the trench. The distance is smaller than the distance from the second sidewall surface of the trench facing through the gate electrode to the high concentration well region.
- a method for manufacturing a silicon carbide semiconductor device comprising: forming a first conductivity type drift region made of silicon carbide on a first main surface of a silicon carbide semiconductor substrate having an off angle; Forming a second conductivity type well region made of silicon carbide on the surface of the drift region, and forming a first conductivity type source region made of silicon carbide selectively on a surface layer of the well region; Forming a trench reaching the drift region from the surface of the source region through the well region, forming a gate electrode inside the trench through a gate insulating film, and the well region And forming a source electrode in contact with the source region; forming a drain electrode on a second main surface opposite to the first main surface of the silicon carbide semiconductor substrate; In the region, the well is arranged such that the distance from the first sidewall surface of the trench is smaller than the distance from the second sidewall surface of the trench facing the first sidewall surface of the trench through the gate electrode. Forming a second conductivity type high concentration
- the ON state can be adjusted for each side wall surface of the trench, current concentration on the channel surface of the field effect transistor formed on the side wall surface of the specific trench can be prevented, and a lower resistance trench gate type carbonization can be performed.
- a silicon semiconductor device or a highly reliable silicon carbide semiconductor device with more stable operation can be obtained.
- FIG. 1 is a plan view schematically showing a silicon carbide semiconductor device in a first embodiment of the present invention. It is a cross-sectional schematic diagram for demonstrating the relationship of the crystal plane of the trench of the silicon carbide semiconductor device in Embodiment 1 of this invention.
- the silicon carbide semiconductor device of Embodiment 1 of this invention it is a figure explaining the distance dependence of the trench side wall surface of the threshold voltage of MOSFET formed in the trench side wall, and a high concentration well area
- the silicon carbide semiconductor device of Embodiment 1 of this invention it is a figure explaining the distance dependence of the trench side wall surface and high concentration well area
- FIG. 1 is a plan view schematically representing one form of a silicon carbide semiconductor device in a first embodiment of the present invention.
- 1 is a plan view schematically representing one form of a silicon carbide semiconductor device in a first embodiment of the present invention.
- 1 is a plan view schematically representing one form of a silicon carbide semiconductor device in a first embodiment of the present invention.
- 1 is a plan view schematically representing one form of a silicon carbide semiconductor device in a first embodiment of the present invention.
- 1 is a cross sectional view schematically showing one form of a silicon carbide semiconductor device in a first embodiment of the present invention.
- 1 is a cross sectional view schematically showing one form of a silicon carbide semiconductor device in a first embodiment of the present invention.
- 1 is a cross sectional view schematically showing one form of a silicon carbide semiconductor device in a first embodiment of the present invention.
- It is sectional drawing which represents typically the silicon carbide semiconductor device in Embodiment 2 of this invention.
- It is sectional drawing which represents typically the silicon carbide semiconductor device in Embodiment 3 of this invention.
- Embodiment 1 the configuration of the silicon carbide semiconductor device in the first embodiment of the present invention will be described.
- the first conductivity type will be described as n-type
- the second conductivity type will be described as p-type.
- FIG. 1 is a cross-sectional view schematically showing a silicon carbide semiconductor device according to Embodiment 1 of the present invention.
- FIG. 2 is a plan view schematically showing a configuration of the silicon carbide semiconductor device of FIG. 1 is a cross-sectional view taken along a broken line AA in FIG.
- the silicon carbide semiconductor device of FIGS. 1 and 2 is a vertical trench gate type MOSFET.
- An n-type drift region 4 made of silicon carbide is formed on main surface 2A.
- a p-type well region 5 made of silicon carbide is formed on the surface of drift region 4.
- An n-type source region 6 is selectively formed in the surface layer portion of the well region 5.
- a trench 7 that penetrates the well region 5 from the surface of the source region 6 and reaches the drift region 4 is formed inside the trench 7, a gate electrode 9 is formed so as to be embedded in the trench 7 through a gate insulating film 8. Further, an interlayer insulating film 10 is formed so as to cover the gate insulating film 8 and the gate electrode 9, and the source region 6 and the well region 5 or these are electrically connected to a position where a part of the interlayer insulating film 10 is removed. A source electrode 11 is formed so as to be in contact with the formed region. Further, drain electrode 12 is formed so as to be in contact with second main surface 2B which is the surface opposite to first main surface 2A of silicon carbide semiconductor substrate 1.
- a high-concentration well region 13 is formed in the well region 5 separated from the first side wall surface 18 of the trench 7 by the first distance d 1, and separated from the second side wall surface 19 of the trench 7 by the second distance d 2 .
- a high concentration well region 13 is formed in the well region.
- the first side wall surface 18 and the second side wall surface are surfaces facing each other through the gate electrode 9 in the trench 7, and the first distance d 1 is smaller than the second distance d 2 .
- the upper side of the paper is the [0001] direction with an off angle ⁇
- the right side of the paper is the [11-20] direction with an off angle ⁇ .
- a gate electrode 9 is formed inside a trench 7 formed in a lattice shape in plan view through a gate insulating film 8, and the distance between the high concentration well region 13 and the side wall of the trench 7 is as follows.
- the second side wall surface 19 is small on the side of the first side wall surface 18 that is the side wall on the [11-20] direction side, and the second side wall surface 19 is the side wall on the [ ⁇ 1-120] direction side in the well region 5. It is getting bigger on the side.
- the upper side of the page is the [ ⁇ 1100] direction
- the right side of the page is the [11-20] direction with an off angle ⁇ .
- FIG. 3 is a schematic cross-sectional view for explaining the relationship between the crystal planes of the trenches in the first embodiment of the present invention.
- the upper side of the paper surface is the [0001] direction
- the right side of the paper surface is the [11-20] direction
- the surface 16 is the just (0001) surface
- the surface 17 is the (0001) surface having the off-angle ⁇
- the angle 15 Is the off angle ⁇ .
- silicon carbide semiconductor substrate 1 of the present embodiment has first main surface 2A inclined on off angle ⁇ in the [11-20] direction with respect to the (0001) plane, the surface of this embodiment In trench 7 of the trench gate type MOSFET, first main surface 2A corresponds to surface 17 in FIG. 3, and first side wall surface 18 and second side wall surface 19 correspond to surface 18 and surface 19 in FIG. 3, respectively. . From such a relationship, the first side wall surface 18 and the second side wall surface 19 of the trench 7 of the trench gate type MOSFET of the present embodiment are respectively the (11-20) plane having the off angle ⁇ and the off angle ⁇ . ( ⁇ 1-120) plane having
- the side wall of the trench 7 and the high-concentration well are not formed on the side wall surface of the trench 7 on the (1-100) plane and the ( ⁇ 1100) plane orthogonal to the first side wall surface 18 and the second side wall surface 19. It has set the distance d 3 between the region 13 to the distance between the distance d 2 between the first side wall surface 18 / the high concentration well region 13 between the distance d 1 and the second side wall surface 19 / the high concentration well region 13.
- the depth of the trench 7 is 1.2 ⁇ m
- the acceptor concentration of the well region 5 is 3 ⁇ 10 17 / cm 3
- the depth of the well region 5 is 0.9 ⁇ m
- the acceptor concentration of the high-concentration well region 13 is 1.
- the depth of the high-concentration well region 13 is 0.9 ⁇ m
- the gate insulating film 8 is SiO 2 having a thickness of 50 nm
- the distance between the high-concentration well region 13 and the side surface of the gate trench 7 is 0.5 ⁇ m
- FIG. 5 shows the result of device simulation for the drain current density when the gate voltage is 15 V with respect to the distance between the high-concentration well region 13 and the side wall surface of the trench 7 for the trench gate type MOSFET of the combination of FIG.
- the threshold voltage increases as the distance between the high concentration well region 13 and the side surface of the trench 7 decreases. At this time, the threshold voltage changes in the range of 0.5 to 1 when normalized by the maximum value. Further, as shown in FIG. 5, the drain current density decreases as the distance between the high-concentration well region 13 and the side wall surface of the trench 7 decreases.
- Patent Document 1 describes that the threshold voltage fluctuates depending on the surface of the trench.
- the threshold voltage of the transistor can be leveled. On the side wall surface of the trench 7 where the threshold voltage of the field effect transistor is low when the distance between the high concentration well region 13 and the side surface of the trench 7 is a constant value, the distance between the side wall surface of the trench 7 and the high concentration well region 13 is reduced, On the trench side wall surface where the threshold voltage increases when the distance between the high concentration well region 13 and the side surface of the trench 7 is a constant value, the distance between the trench 7 side wall surface and the high concentration well region 13 is increased to increase the threshold voltage.
- a trench gate type MOSFET having a uniform threshold voltage on the inner wall surface can be formed.
- the acceptor concentration of the well region 5 is 3 ⁇ 10 17 / cm 3
- the acceptor concentration of the high concentration well region 13 is about 1 ⁇ 10 18 / cm 3
- the off angle ⁇ is 8 °
- the high concentration well For the sidewall surface of the trench 7 where the threshold voltage of the field effect transistor is low when the distance between the region 13 and the side surface of the trench 7 is a constant value, the distance between the sidewall surface of the trench 7 and the high concentration well region 13 is, for example, 0.
- the distance between the sidewall surface of the trench 7 and the high-concentration well region 13 is set to, for example, 0.35 ⁇ m or more with respect to the sidewall surface of the trench 7 that is the opposite surface, the threshold voltage is more effectively set.
- a trench gate type MOSFET with uniform alignment can be formed.
- the acceptor concentration of the well region 5 is 3 ⁇ 10 17 / cm 3
- the acceptor concentration of the high concentration well region 13 is about 1 ⁇ 10 18 / cm 3
- the off angle ⁇ is 4 °
- the high concentration well For the sidewall surface of the trench 7 where the threshold voltage of the field effect transistor is low when the distance between the region 13 and the side surface of the trench 7 is a constant value, the distance between the sidewall surface of the trench 7 and the high concentration well region 13 is, for example, 0.
- the threshold voltage is more effectively set to 0.5 to 0.45 ⁇ m.
- a trench gate type MOSFET with uniform alignment can be formed.
- the acceptor concentration of the well region 5 is 3 ⁇ 10 17 / cm 3 and the acceptor concentration of the high concentration well region 13 is about 1 ⁇ 10 18 / cm 3 and the off angle ⁇ is 4 ° or less
- the high concentration For the sidewall surface of the trench 7 where the threshold voltage of the field effect transistor is low when the distance between the well region 13 and the side surface of the trench 7 is a constant value, the distance between the sidewall surface of the trench 7 and the high-concentration well region 13 is, for example, 0. If the distance between the sidewall surface of the trench 7 and the high-concentration well region 13 is, for example, 0.55 ⁇ m or more with respect to the sidewall surface of the trench 7 that is the opposing surface, the threshold voltage is more effectively set.
- a trench gate type MOSFET with uniform alignment can be formed.
- the acceptor concentration and the off angle ⁇ of the well region 5 and the high concentration well region 13 are not limited to those described above.
- the distance between the high-concentration well region 13 and the side surface of the trench 7 and the impurities in the well region 5 and the high-concentration well region 13 according to the bias of the threshold voltage generated when the distance between the high-concentration well region 13 and the side surface of the trench 7 is a constant value By adjusting the concentration, it is possible to more effectively form a trench gate type MOSFET with uniform threshold voltages.
- an n-type comparison is made on an n-type silicon carbide semiconductor substrate 1 having a 4H polytype having a surface inclined by an off angle ⁇ in the [11-20] axial direction with respect to the (0001) plane.
- the epitaxial layer 3 of silicon carbide having a high resistance is epitaxially grown.
- an alignment mark (not shown) is formed by a reactive ion etching method (RIE method: Reactive Ion Etching).
- RIE method Reactive Ion Etching
- the epitaxial layer 3 in which the well region 5 or the like is not formed becomes the drift region 4.
- the source region 6 has a donor impurity concentration of 1 ⁇ 10 19 / cm 3 or more
- the well region 5 has about 1 ⁇ 10 16 / cm 3 to 5 ⁇ 10 17 / cm 3
- the well contact region has 1 ⁇ 10 20 It may be formed with an acceptor impurity concentration of / cm 3 or more.
- a resist mask 30 is formed at a predetermined location, and the high concentration well region 13 is formed by ion implantation.
- the high concentration well region 13 may be formed with a higher concentration than the well region 5 and an acceptor impurity concentration of about 5 ⁇ 10 17 / cm 3 to 5 ⁇ 10 18 / cm 3 .
- the resist mask 30 is removed.
- another resist mask 31 for forming the trench 7 is formed.
- a trench 7 that is deeper than the well region 5 and reaches the drift region 4 is formed by RIE.
- activation annealing is performed in a temperature range of 1500 to 2200 ° C. and in a range of 0.5 to 60 minutes.
- a gate insulating film 8 made of SiO 2 having a thickness of about 50 nm and a gate electrode 9 made of a doped polysilicon material are sequentially formed inside the trench 7.
- the source electrode 11 is formed on the p-type well contact and the drain electrode 12 is formed on the back surface of the substrate 1, whereby a silicon carbide semiconductor device having a cell structure as shown in FIG. A certain trench gate type MOSFET can be manufactured.
- the p-type well contact is a part of the well region 5, and the well region 5 is electrically connected to the source electrode 11.
- the high-concentration well region 13 may be formed by performing ion implantation after the trench 7 is etched. That is, after the trench 7 is formed as shown in FIG. 9, a resist mask 32 is formed so as to cover the trench 7 and the like as shown in FIG. 10, and the high concentration well region 13 is ion-implanted. At this time, simultaneously with the formation of the trench 7, a mark 22 is formed in the mark forming region 21, and a resist mask 32 for forming the high concentration well region 13 is provided using the mark 22 as a reference, and ion implantation is performed. By forming the trench 7 and the high-concentration well region 13 in this order, the position of the high-concentration well region 13 with respect to the trench 7 can be controlled with higher accuracy.
- the high concentration well region 13 implantation mask and the trench 7 etching mask may be formed simultaneously.
- an inorganic material mask 33 such as silicon oxide for forming the trench 7 and the high concentration well region 13 is formed on the structure of FIG.
- a mask 34 made of an inorganic material such as a metal is formed so as to cover the mask 33 and the surface of the epitaxial layer 3, and an organic material or an inorganic material mask is formed thereon so as to cover the implantation portion of the high-concentration well region 13. 35 is formed.
- the mask 34 not covered with the mask 35 is selectively removed.
- a trench 7 is formed by etching.
- a mask 36 is formed so as to be embedded in the trench 7 so as not to protrude into the high concentration well region 13 implantation portion of the mask 33. Ion implantation for forming the well region 13 is performed. After the ion implantation, the mask 33 and the mask 36 are removed.
- the mask 36 may be formed as shown in FIGS. First, as shown in FIG. 15, a mask 33 and a selective mask layer 36 are formed on the entire surface so as to fill the trench 7. Next, as shown in FIG. 16, a resist mask 37 is formed in the trench 7 portion above the mask 36 layer. Subsequently, a mask 36 is formed using the resist mask 37.
- the distance between the side wall of the trench 7 and the high-concentration well region 13 can be determined by one mask (in this case, the mask 33), and the distance between the side wall of the trench 7 and the high-concentration well region 13 is more accurate. Can be well formed.
- the first main surface 2A of the silicon carbide semiconductor substrate 1 is the (0001) surface having an off angle ⁇ inclined in the [11-20] axis direction.
- the first main surface 2A is [11-20] Even when the (000-1) plane having an off-angle ⁇ inclined in the axial direction is used, a trench gate type MOSFET having a similar cell structure is manufactured, so that Variations in drain current and threshold voltage due to the surface can be suppressed.
- each of the four surfaces of the sidewall of the trench 7 formed in a lattice shape of a trench gate type MOSFET having a rectangular cell structure in plan view has an off angle ⁇ inclined in the [11-20] axial direction (11
- the high concentration well region 13 is brought close to the side wall surface of the trench 7 that is closest to the ⁇ 20) plane, and has an off angle ⁇ that is inclined in the [11-20] axial direction that is the opposing surface ( ⁇ 1 ⁇ 120).
- the high-concentration well region 13 is kept away from the side wall surface of the trench 7 that is closest to the plane, and the side surface of the gate trench 7 that is closest to the (1-100) plane and the ( ⁇ 1100) plane.
- the distance between the sidewall of the trench 7 and the high-concentration well region 13 may be set to a distance therebetween.
- the trench 7 is formed perpendicular to the first main surface 2A of the silicon carbide semiconductor substrate 1, that is, the surface of the epitaxial layer 3, but the side wall surface of the trench 7 is Even in the trench gate type SiC-MOSFET having a certain taper angle with respect to the first main surface 2A, the same effect as the case where the side wall surface of the trench 7 is vertical is obtained.
- the p-type well region 5 is formed by the ion implantation method.
- the well region 5 is not formed by the ion implantation method but is formed by the epitaxial method following the drift region 4. Also good.
- the off angle is effective for an angle of about 1 ° to 10 °, for example.
- the influence of the gist of the present invention is reduced, so the off angle is at most 30 °.
- the trench gate type MOSFET having a rectangular cell structure such as a square in plan view has been described.
- the cell structure is not limited to this, and FIGS. As shown in the plan view, it may be a hexagonal cell structure in plan view.
- FIG. 17 the distance between the trench 7 sidewall surface and the high-concentration well region 13 is minimized between the two trench 7 sidewall surfaces near the [11-20] axial direction, and in the direction opposite to the [11-20] axial direction.
- the distance between the side wall surface of the trench 7 and the high concentration well region 13 is maximized between the two side wall surfaces of the trench 7.
- a cell structure having a stripe structure may be used.
- the same effect as when the cell structure is a rectangle can be obtained.
- the high concentration well region 13 is not necessarily formed at the same depth as the well region 5.
- the bottom surface of the high-concentration well region 13 may be formed shallower than the bottom surface of the well region 5 as shown in a sectional view in FIG. 21, the bottom surface of the high concentration well region 13 may be formed deeper than the bottom surface of the well region 5.
- the depletion layer extending from the high-concentration well region 13 can suppress the occurrence of punch-through breakdown at the time of OFF, and can further increase the breakdown voltage of the MOSFET.
- the present invention is not limited to the MOSFET.
- the back surface impurity region 24 is formed by implanting p-type impurities on the second main surface side of the silicon semiconductor substrate 1 or the p-type IGBT of the silicon carbide semiconductor substrate 1 is used as a MOSFET. The same effect is produced.
- the present invention it is possible to realize a trench gate type SiC-IGBT having stable gate operation with stable operation, low off-state leakage current, low switching loss, and high noise reliability. Further, current concentration on the channel surface on the side surface of the specific trench 7 can be prevented, and a low on-resistance can be achieved.
- nitrogen, phosphorus, or the like may be used as the n-type impurity, and aluminum, boron, or the like may be used as the p-type impurity.
- FIG. 23 is a schematic cross sectional view showing a trench gate type MOSFET which is a silicon carbide semiconductor device in the second embodiment of the present invention.
- the second high-concentration well region 23 having a higher p-type impurity concentration than the high-concentration well region 13 in the high-concentration well region 13 of the silicon carbide semiconductor device of the first embodiment. Forming. Since other parts are the same as those described in the first embodiment, detailed description thereof will be omitted.
- the high-concentration well region 13 that is not the second high-concentration well region 23 in the left-right direction in the drawing has the same width on the opposite trench 7 side wall.
- the p-type impurity concentration satisfies the order of well region 5 ⁇ high concentration well region 13 ⁇ second high concentration well region 23.
- the effect of the second high concentration well region 23 in the trench gate type MOSFET of the present embodiment will be described. From the results shown in FIG. 4 of the first embodiment, it can be seen that the variation of the threshold voltage is particularly remarkable when the distance between the high-concentration well region 13 and the side wall surface of the trench 7 is 0.5 ⁇ m or less.
- the p-type impurity concentration of the high concentration well region 13 is set to a high concentration of about 1 ⁇ 10 18 / cm 3 to 5 ⁇ 10 18 / cm 3. There is a need to.
- the second conductivity type impurity concentration is 1 ⁇ 10 18 / cm 3.
- a second high-concentration well region 23 of about 5 ⁇ 10 18 / cm 3 is provided inside the high-concentration well region 13, and the distance between the second high-concentration well region 23 and the side surface of the trench 7 is set to 0.7 ⁇ m or more;
- the high-concentration well region 13 is preferably provided so that the Fermi level of the well region 5 near the channel can be adjusted according to the distance between the high-concentration well region 13 and the side surface of the trench 7, that is, the threshold voltage can be adjusted.
- the Fermi level of well region 5 can be adjusted independently of the breakdown voltage when silicon carbide semiconductor device is off.
- the threshold voltage can be controlled over a wider range while ensuring the breakdown voltage.
- FIG. 24 is a schematic cross sectional view showing a trench gate type MOSFET which is a silicon carbide semiconductor device in the third embodiment of the present invention.
- a p-type trench bottom protective well region 14 is formed at the bottom of the trench 7 of the silicon carbide semiconductor device of the first or second embodiment. Since other parts are the same as those described in the first or second embodiment, detailed description thereof will be omitted.
- the protrusion distance from the sidewall surface of the trench 7 in the lateral direction of the cross section of the trench bottom protective well region 14 at the bottom of the trench 7 has an off angle ⁇ (11-20).
- the surface side and the ( ⁇ 1-120) surface side having the off angle ⁇ are different, and the protruding distance on the (11-20) surface side may be increased.
- the punch-through breakdown voltage is different for each channel surface. Therefore, depending on the distance between the high-concentration well region 13 and the side surface of the trench 7 (so that there is a proportional relationship), by determining the protruding distance from the distance of the side surface of the trench 7 of the trench bottom protective well region 14, High voltage application to the gate insulating film 8 can be suppressed, and punch-through breakdown can be prevented.
- the second conductivity type impurity concentration in the trench bottom protective well region 14 is preferably about 1 ⁇ 10 17 / cm 3 to 5 ⁇ 10 18 / cm 3 .
- the manufacturing method of the trench gate type MOSFET without the trench bottom surface protection well region 14 has been described with reference to FIGS. 6 to 9.
- the trench bottom surface protection well after the trench 7 is formed as shown in FIG.
- the ion implantation angle is slightly inclined from the direction perpendicular to the surface of epitaxial layer 3, that is, from the direction perpendicular to first main surface 2 A of silicon carbide semiconductor substrate 1 to the [ ⁇ 1 ⁇ 120] direction.
- FIG. 26 is a schematic cross-sectional view in which three types of masks are formed as in FIG. 11 of the first embodiment.
- an inorganic material such as a metal is formed on the mask 33 made of an inorganic material such as silicon oxide for forming the trench 7 and the high concentration well region 13 so as to cover the surface of the mask 33 and the epitaxial layer 3.
- a mask 34 is formed, and a mask 35 made of an organic material or an inorganic material is formed on the mask 34 so as to cover the implanted portion of the high concentration well region 13.
- the mask 34 not covered with the mask 35 is removed. Subsequently, after removing the mask 35, as shown in FIG. 28, a trench 7 is formed by etching. At this time, the upper portion of the mask 33 that is not covered with the mask 34 is etched in advance, and a trench 7 is etched after a portion having a small thickness is formed in the mask 33. Next, after removing the mask 34, p-type impurity ions are implanted as shown in FIG.
- the trench bottom protective well region 14 can be manufactured by the same ion implantation process. According to this manufacturing method, the distance between the sidewall of the trench 7 and the high concentration well region 13 can be formed with high accuracy.
- the trench gate type MOSFET structure according to the present embodiment protects the bottom surface of the trench formed at the lower portion of the side surface of the trench 7 closest to the (-1-120) plane, which is considered to have the lowest punch-through breakdown voltage.
- the protruding distance of the well region 14 from the side wall of the trench 7 can be increased, and punch-through breakdown can be more effectively suppressed.
- the first conductivity type is n-type and the second conductivity type is p-type.
- the present invention is not limited to this, and the first conductivity type is p-type, Even if the conductivity type 2 is n-type, the same effect is obtained.
- the gate insulating film is not necessarily an oxide film such as SiO 2, and an insulating film other than an oxide film or an insulating film other than an oxide film and an oxide film are not necessarily oxidized. A combination with a film may also be used.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
まず、本発明の実施の形態1における炭化珪素半導体装置の構成を説明する。ここでは、第1導電型をn型、第2導電型をp型として説明する。
なお、図1では、紙面の上側がオフ角θが付いた[0001]方向であり、紙面の右側がオフ角θが付いた[11-20]方向である。
図2では、紙面の上側が[-1100]方向であり、紙面の右側がオフ角θが付いた[11-20]方向である。
このような関係から、本実施の形態のトレンチゲート型MOSFETのトレンチ7の第1側壁面18と第2側壁面19とは、それぞれ、オフ角θを有する(11-20)面とオフ角θを有する(-1-120)面とになる。
また、図5に示すように、高濃度ウェル領域13とトレンチ7側壁面との距離が小さくなるにつれて、ドレイン電流密度が減少している。
このように、図4および図5の結果は、高濃度ウェル領域13とトレンチ7側壁面の距離を調整することによって、トレンチ7側壁面のオン状態を調整することが可能であることを示している。
このように、セル構造が矩形以外であっても、セル構造が矩形の場合と同様の効果を得ることができる。
例えば、図20にその断面図を示すように、高濃度ウェル領域13の底面がウェル領域5の底面より浅く形成されてもよい。また、図21にその断面図を示すように、高濃度ウェル領域13の底面がウェル領域5の底面より深く形成されてもよい。
本発明の実施の形態2における炭化珪素半導体装置であるトレンチゲート型MOSFETの構成を説明する。図23は、本発明の実施の形態2における炭化珪素半導体装置であるトレンチゲート型MOSFETを示す断面模式図である。
実施の形態1の図4に示した結果から、高濃度ウェル領域13とトレンチ7側壁面との距離が0.5μm以下の場合に、閾値電圧の変動が特に顕著であることがわかる。一方で、炭化珪素半導体装置のオフ時の耐圧を確保するためには、高濃度ウェル領域13のp型不純物濃度を1×1018/cm3~5×1018/cm3程度の高濃度にする必要がある。
本発明の実施の形態3における炭化珪素半導体装置であるトレンチゲート型MOSFETの構成を説明する。図24は、本発明の実施の形態3における炭化珪素半導体装置であるトレンチゲート型MOSFETを示す断面模式図である。
したがって、高濃度ウェル領域13とトレンチ7側面の距離に応じて(比例関係があるように)、トレンチ底面保護ウェル領域14のトレンチ7側面の距離からのはみ出し距離を決めることにより、トレンチ7底部のゲート絶縁膜8への高電圧印加を抑制でき、パンチスルー破壊の発生を防止することができる。
図26は、実施の形態1の図11と同じように3種類のマスクを形成した断面模式図である。図26においても、トレンチ7と高濃度ウェル領域13を形成するための例えば酸化珪素などの無機材料のマスク33の上に、マスク33とエピタキシャル層3の表面を覆うようにメタルなどの無機材料のマスク34が形成され、その上に、高濃度ウェル領域13注入部分を覆うように有機材料または無機材料のマスク35が形成されている。
Claims (13)
- オフ角を有する炭化珪素半導体基板の第1の主面上に形成された炭化珪素で構成される第1導電型のドリフト領域と、
前記ドリフト領域の表面上に形成された炭化珪素で構成される第2導電型のウェル領域と、
前記ウェル領域の表層部に選択的に形成された炭化珪素で構成される第1導電型のソース領域と、
前記ソース領域の表面から前記ウェル領域を貫通して前記ドリフト領域に達するトレンチと、
前記トレンチの内部にゲート絶縁膜を介して形成されたゲート電極と、
前記ウェル領域と前記ソース領域とに接続されたソース電極と、
前記炭化珪素半導体基板の第1の主面の反対側の面である第2の主面に炭化珪素半導体基板に接して形成されたドレイン電極と、
前記ウェル領域内に形成された、前記ウェル領域より不純物濃度が大きい第2導電型の高濃度ウェル領域と
を備え、
前記トレンチの第1側壁面から前記高濃度ウェル領域までの距離は、前記トレンチ内で前記トレンチの第1側壁面と前記ゲート電極を介して対向する前記トレンチの第2側壁面から前記高濃度ウェル領域までの距離より小さいことを特徴とする炭化珪素半導体装置。 - 前記第1側壁面に形成された電界効果トランジスタの閾値電圧は、前記第1側壁面と前記高濃度ウェル領域までの距離が前記第2側壁面と前記高濃度ウェル領域までの距離と同じであるときに、前記第2側壁面に形成された電界効果トランジスタの閾値電圧より低いことを特徴とする請求項1に記載の炭化珪素半導体装置。
- 前記第1の主面が、(0001)面から[11-20]軸方向へ傾斜するオフ角を有し、
前記第1側壁面が、(-1-120)面に近い面であり、
前記第2側壁面が、(11-20)面に近い面である
ことを特徴とする請求項2に記載の炭化珪素半導体装置。 - 前記オフ角は、1°以上10°以下であることを特徴とする請求項1乃至3のいずれか1項に記載の炭化珪素半導体装置。
- 前記高濃度ウェルの第2導電型不純物濃度は、5×1017/cm3以上、5×1018/cm3以下であることを特徴とする請求項1乃至3のいずれか1項に記載の炭化珪素半導体装置。
- 前記トレンチ側壁からの距離が前記高濃度ウェル領域より大きい前記高濃度ウェル領域の内側に、前記高濃度ウェル領域より第2導電型不純物濃度が高い第2導電型の第2高濃度ウェル領域を設けたことを特徴とする請求項1乃至3のいずれか1項に記載の炭化珪素半導体装置。
- 前記トレンチの底部の前記ドリフト領域内に、トレンチ底面保護ウェル領域を備えたことを特徴とする請求項1乃至3のいずれか1項に記載の炭化珪素半導体装置。
- 前記トレンチ底面保護ウェル領域は、前記トレンチ側壁からのはみ出し距離が、前記第1側壁面側で前記第2側壁面より大きいことを特徴とする請求項7に記載の炭化珪素半導体装置。
- オフ角を有する炭化珪素半導体基板の第1の主面上に炭化珪素で構成される第1導電型のドリフト領域を形成する工程と、
前記ドリフト領域の表面上に炭化珪素で構成される第2導電型のウェル領域を形成工程と、
前記ウェル領域の表層部に選択的に炭化珪素で構成される第1導電型のソース領域を形成する工程と、
前記ソース領域の表面から前記ウェル領域を貫通して前記ドリフト領域に達するトレンチを形成する工程と、
前記トレンチの内部にゲート絶縁膜を介してゲート電極を形成する工程と、
前記ウェル領域と前記ソース領域と接するソース電極を形成する工程と、
前記炭化珪素半導体基板の第1の主面の反対側の面である第2の主面にドレイン電極を形成する工程と、
前記ウェル領域内に、前記トレンチの第1側壁面からの距離が、前記トレンチ内で前記トレンチの第1側壁面と前記ゲート電極を介して対向する前記トレンチの第2側壁面からの距離より小さくなるように、前記ウェル領域より第2導電型不純物濃度が高い第2導電型の高濃度ウェル領域を形成する工程と
を備えたことを特徴とする炭化珪素半導体装置の製造方法。 - 前記トレンチを形成する工程で設けたマークを基準として、高濃度ウェル領域を形成することを特徴とする請求項9に記載の炭化珪素半導体装置の製造方法。
- 前記トレンチと前記高濃度ウェル領域との間の距離を一つのマスクで決めることを特徴とする請求項9に記載の炭化珪素半導体装置の製造方法。
- 前記トレンチの底面に第2導電型のトレンチ底面保護ウェル領域を形成する工程を更に備え、前記トレンチ底面保護ウェル領域は、前記トレンチを形成後に、イオン注入のイオンの角度を第1側壁面側に傾斜させて注入することを特徴とする請求項9に記載の炭化珪素半導体装置の製造方法。
- 前記トレンチの底面に第2導電型のトレンチ底面保護ウェル領域を形成する工程と前記高濃度ウェル領域を形成する工程とを同じイオン注入で行なうことを特徴とする請求項11に記載の炭化珪素半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE112013006303.4T DE112013006303T5 (de) | 2012-12-28 | 2013-12-19 | Siliciumcarbid-Halbleitervorrichtung und Verfahren zum Herstellen derselben |
CN201380068225.4A CN104871320B (zh) | 2012-12-28 | 2013-12-19 | 碳化硅半导体装置及其制造方法 |
US14/650,718 US9425261B2 (en) | 2012-12-28 | 2013-12-19 | Silicon-carbide semiconductor device and method for manufacturing the same |
JP2014554125A JP5840308B2 (ja) | 2012-12-28 | 2013-12-19 | 炭化珪素半導体装置およびその製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012-288406 | 2012-12-28 | ||
JP2012288406 | 2012-12-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014103256A1 true WO2014103256A1 (ja) | 2014-07-03 |
Family
ID=51020376
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/007461 WO2014103256A1 (ja) | 2012-12-28 | 2013-12-19 | 炭化珪素半導体装置およびその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9425261B2 (ja) |
JP (1) | JP5840308B2 (ja) |
CN (1) | CN104871320B (ja) |
DE (1) | DE112013006303T5 (ja) |
WO (1) | WO2014103256A1 (ja) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017094339A1 (ja) * | 2015-12-03 | 2017-06-08 | 三菱電機株式会社 | 炭化珪素半導体装置 |
WO2017187670A1 (ja) * | 2016-04-27 | 2017-11-02 | 三菱電機株式会社 | 半導体装置および電力変換装置 |
JP2019160901A (ja) * | 2018-03-09 | 2019-09-19 | 国立研究開発法人産業技術総合研究所 | 半導体装置 |
US20190371907A1 (en) * | 2014-11-18 | 2019-12-05 | Rohm Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
JP2019212718A (ja) * | 2018-06-01 | 2019-12-12 | 富士電機株式会社 | 絶縁ゲート型半導体装置及び絶縁ゲート型半導体装置の製造方法 |
WO2020031971A1 (ja) * | 2018-08-07 | 2020-02-13 | ローム株式会社 | SiC半導体装置 |
CN111384171A (zh) * | 2018-12-28 | 2020-07-07 | 中国科学院苏州纳米技术与纳米仿生研究所 | 高沟道迁移率垂直型umosfet器件及其制备方法 |
JP2020107703A (ja) * | 2018-12-27 | 2020-07-09 | 富士電機株式会社 | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 |
US11393919B2 (en) * | 2020-03-09 | 2022-07-19 | Mitsubishi Electric Corporation | Semiconductor device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6759563B2 (ja) * | 2015-11-16 | 2020-09-23 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
CN106024902B (zh) * | 2016-07-22 | 2019-04-30 | 泰科天润半导体科技(北京)有限公司 | 具有高阻断特性的SiC基穿通型沟槽MOSFET的制作方法 |
CN108695387B (zh) * | 2017-04-12 | 2021-07-16 | 比亚迪半导体股份有限公司 | Mosfet、mosfet制备方法以及电子设备 |
CN115188803B (zh) * | 2022-09-09 | 2022-12-13 | 深圳芯能半导体技术有限公司 | 一种沟槽侧壁栅碳化硅mosfet及其制备方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005333068A (ja) * | 2004-05-21 | 2005-12-02 | Toshiba Corp | 半導体装置 |
JP2007281265A (ja) * | 2006-04-10 | 2007-10-25 | Mitsubishi Electric Corp | トレンチ型mosfet及びその製造方法 |
JP2011100967A (ja) * | 2009-07-21 | 2011-05-19 | Rohm Co Ltd | 半導体装置 |
WO2013001782A1 (ja) * | 2011-06-27 | 2013-01-03 | パナソニック株式会社 | 炭化珪素半導体素子及びその製造方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6777783B2 (en) * | 2001-12-26 | 2004-08-17 | Kabushiki Kaisha Toshiba | Insulated gate bipolar transistor |
US20080038890A1 (en) * | 2006-08-10 | 2008-02-14 | General Electric Company | Method for improved trench protection in vertical umosfet devices |
JP5574923B2 (ja) * | 2010-11-10 | 2014-08-20 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
JP5510309B2 (ja) * | 2010-12-22 | 2014-06-04 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
US8384151B2 (en) * | 2011-01-17 | 2013-02-26 | Infineon Technologies Austria Ag | Semiconductor device and a reverse conducting IGBT |
JP5673393B2 (ja) * | 2011-06-29 | 2015-02-18 | 株式会社デンソー | 炭化珪素半導体装置 |
DE102014107325B4 (de) * | 2014-05-23 | 2023-08-10 | Infineon Technologies Ag | Halbleiterbauelement und verfahren zum herstellen eines halbleiterbauelements |
-
2013
- 2013-12-19 JP JP2014554125A patent/JP5840308B2/ja active Active
- 2013-12-19 US US14/650,718 patent/US9425261B2/en active Active
- 2013-12-19 CN CN201380068225.4A patent/CN104871320B/zh active Active
- 2013-12-19 WO PCT/JP2013/007461 patent/WO2014103256A1/ja active Application Filing
- 2013-12-19 DE DE112013006303.4T patent/DE112013006303T5/de active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005333068A (ja) * | 2004-05-21 | 2005-12-02 | Toshiba Corp | 半導体装置 |
JP2007281265A (ja) * | 2006-04-10 | 2007-10-25 | Mitsubishi Electric Corp | トレンチ型mosfet及びその製造方法 |
JP2011100967A (ja) * | 2009-07-21 | 2011-05-19 | Rohm Co Ltd | 半導体装置 |
WO2013001782A1 (ja) * | 2011-06-27 | 2013-01-03 | パナソニック株式会社 | 炭化珪素半導体素子及びその製造方法 |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11189709B2 (en) * | 2014-11-18 | 2021-11-30 | Rohm Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
US20190371907A1 (en) * | 2014-11-18 | 2019-12-05 | Rohm Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
JPWO2017094339A1 (ja) * | 2015-12-03 | 2018-04-19 | 三菱電機株式会社 | 炭化珪素半導体装置 |
WO2017094339A1 (ja) * | 2015-12-03 | 2017-06-08 | 三菱電機株式会社 | 炭化珪素半導体装置 |
WO2017187670A1 (ja) * | 2016-04-27 | 2017-11-02 | 三菱電機株式会社 | 半導体装置および電力変換装置 |
JPWO2017187670A1 (ja) * | 2016-04-27 | 2018-09-27 | 三菱電機株式会社 | 半導体装置および電力変換装置 |
JP2019160901A (ja) * | 2018-03-09 | 2019-09-19 | 国立研究開発法人産業技術総合研究所 | 半導体装置 |
JP7106896B2 (ja) | 2018-03-09 | 2022-07-27 | 富士電機株式会社 | 半導体装置 |
JP2019212718A (ja) * | 2018-06-01 | 2019-12-12 | 富士電機株式会社 | 絶縁ゲート型半導体装置及び絶縁ゲート型半導体装置の製造方法 |
JP7259215B2 (ja) | 2018-06-01 | 2023-04-18 | 富士電機株式会社 | 絶縁ゲート型半導体装置及び絶縁ゲート型半導体装置の製造方法 |
WO2020031971A1 (ja) * | 2018-08-07 | 2020-02-13 | ローム株式会社 | SiC半導体装置 |
JPWO2020031971A1 (ja) * | 2018-08-07 | 2021-08-10 | ローム株式会社 | SiC半導体装置 |
JP2020107703A (ja) * | 2018-12-27 | 2020-07-09 | 富士電機株式会社 | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 |
JP7275573B2 (ja) | 2018-12-27 | 2023-05-18 | 富士電機株式会社 | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 |
CN111384171A (zh) * | 2018-12-28 | 2020-07-07 | 中国科学院苏州纳米技术与纳米仿生研究所 | 高沟道迁移率垂直型umosfet器件及其制备方法 |
CN111384171B (zh) * | 2018-12-28 | 2021-07-23 | 中国科学院苏州纳米技术与纳米仿生研究所 | 高沟道迁移率垂直型umosfet器件及其制备方法 |
US11393919B2 (en) * | 2020-03-09 | 2022-07-19 | Mitsubishi Electric Corporation | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20160071937A1 (en) | 2016-03-10 |
US9425261B2 (en) | 2016-08-23 |
DE112013006303T5 (de) | 2015-09-17 |
JP5840308B2 (ja) | 2016-01-06 |
JPWO2014103256A1 (ja) | 2017-01-12 |
CN104871320B (zh) | 2017-08-11 |
CN104871320A (zh) | 2015-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5893172B2 (ja) | 炭化珪素半導体装置およびその製造方法 | |
JP5840308B2 (ja) | 炭化珪素半導体装置およびその製造方法 | |
KR101015445B1 (ko) | 디프층을 포함하는 탄화규소 반도체 장치 | |
JP5668576B2 (ja) | 炭化珪素半導体装置 | |
JP6320545B2 (ja) | 半導体装置 | |
JP4640436B2 (ja) | 炭化珪素半導体装置の製造方法 | |
KR101613930B1 (ko) | 탄화규소 반도체 장치 및 그 제조 방법 | |
US8563987B2 (en) | Semiconductor device and method for fabricating the device | |
CN110326109B (zh) | 功率半导体装置和用于制造功率半导体装置的方法 | |
US9029869B2 (en) | Semiconductor device | |
CN101375402B (zh) | 横向soi半导体器件及其制造方法 | |
JP2009117593A (ja) | 炭化珪素半導体装置およびその製造方法 | |
JP2012199515A (ja) | 半導体装置とその製造方法 | |
WO2017145594A1 (ja) | 化合物半導体装置の製造方法および化合物半導体装置 | |
JP2015065365A (ja) | 絶縁ゲート型炭化珪素半導体装置およびその製造方法 | |
CN110291620B (zh) | 半导体装置及半导体装置的制造方法 | |
JP2018056463A (ja) | 半導体装置及びその製造方法 | |
CN108292680B (zh) | 碳化硅半导体装置 | |
JP2015230932A (ja) | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 | |
JP2010267762A (ja) | 半導体装置およびその製造方法 | |
JP2008282859A (ja) | 半導体装置 | |
CN108470772B (zh) | 一种soi半导体器件及其形成方法 | |
JP2015128184A (ja) | 半導体装置 | |
KR20190100012A (ko) | 다중 에피 성장법으로 구현된 p 쉴드 구조의 전력 반도체 및 그 제조 방법 | |
WO2020129175A1 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13869161 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2014554125 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14650718 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120130063034 Country of ref document: DE Ref document number: 112013006303 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13869161 Country of ref document: EP Kind code of ref document: A1 |