WO2014048052A1 - Analog circuit and method for fractional-order four-system automatic switching chaotic system based on lü type system - Google Patents
Analog circuit and method for fractional-order four-system automatic switching chaotic system based on lü type system Download PDFInfo
- Publication number
- WO2014048052A1 WO2014048052A1 PCT/CN2013/000422 CN2013000422W WO2014048052A1 WO 2014048052 A1 WO2014048052 A1 WO 2014048052A1 CN 2013000422 W CN2013000422 W CN 2013000422W WO 2014048052 A1 WO2014048052 A1 WO 2014048052A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- pin
- resistor
- operational amplifier
- multiplier
- capacitor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/001—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/001—Modulated-carrier systems using chaotic signals
Definitions
- the invention relates to a method for automatically switching a chaotic system based on a fractional-order four systems of a LU-type system, in particular to a method and an analog circuit for automatically switching chaotic systems of four systems based on a LU-type system.
- the present invention provides a method and an analog circuit for automatically switching chaotic systems of LU-type fractional four systems, enriching the automatic switching chaotic system.
- the number and type of chaos increases the randomness of chaotic systems and has a good application prospect in secure communication.
- the technical problem to be solved by the present invention is to provide a method and an analog circuit for automatically switching chaotic systems of four systems based on fractional order of a type system.
- the invention adopts the following technical means to achieve the purpose of the invention -
- a method for automatically switching a chaotic system based on a fractional order of four systems of a LU type system characterized in that it comprises the following steps
- the output is realized to realize the chaotic system IX of four systems automatic switching, and then the chaotic system X is realized by fractional integration, the operational amplifier U1, the operational amplifier U2, the operational amplifier U3, the operational amplifier U5, the operational amplifier U8 adopts LF347, the multiplier U4, Multiplier U9, multiplier U10 uses AD633J, analog switch U6 uses ADG409, voltage comparator U7 uses LM139;
- the first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third bow, the fifth bow, the tenth pin, and the third pin. 12-pin grounding, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rcll and the capacitor C11, and then connected in parallel with the resistor Rcl2 and the capacitor C12, and connected to the resistor Rc and the capacitor C13. The parallel connection is followed by the 7th pin, and the 7th pin is connected to the 13th pin through the resistor R13.
- the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
- the ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rc21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22, and then connected in parallel with Rc23 and capacitor C23.
- the 7th pin, the 7th pin I is connected to the 2nd bow through the potentiometer R23, the R9 of the resistor is connected to the 9th pin of U1, the second pin of U1 is connected to the potentiometer R12, and the U5 is connected to the U5 by Ra6.
- 11 pin, connected to the 11th pin of U7, connected to the 13th pin of U8, connected to the 1st pin of U10, the 8th pin is connected to the 13th pin through the resistor R33, first connected in parallel with Rc31 and capacitor C31. Connect Rc32 and capacitor C32 in parallel, connect resistor Rc33 and capacitor C33 in parallel and connect to pin 9.
- Pin 13 is connected to pin 14 through resistor R34.
- Pin 14 is connected to U3 via potentiometer R32. 2 pin, connected to the 3rd pin of U4;
- the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through the R32, the third lead
- the ground is grounded, the 4th pin is connected to VCC, the 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12th pin, the 13th pin, The 14th pin is left floating, and the 11th pin is connected to VEE;
- the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin.
- the pin is connected to the second pin of U2 through the resistor R21, and the eighth pin is connected to VCC;
- the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ral, and the first pin is connected through the series of the resistor Ra2 and the diode D4.
- the resistor Ral and the resistor Ra5 are connected in series to the 6th pin, and the 6th pin is connected via the resistor Ra3.
- the 3rd pin, the 5th pin, the 10th pin, and the 12th pin are grounded, and the 4th pin is connected to the VCC.
- the Hth pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is the 4th pin of the U6, and the fourth pin is connected through the resistor Ra9.
- 9-pin the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5. Pin
- the second pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh lead of the U10.
- Pin the 5th pin is connected to the 8th pin of U5
- the 6th pin is connected to the 7th pin of U9
- the 7th pin is connected to the 7th pin of U5
- the 8th pin is connected to the U3 by the potentiometer R31.
- 2 pin, 9th pin, 10th pin, U pin, 12th pin, 13th pin is left floating, pin 15 is grounded
- the 16th pin is connected to the 13th pin of U7;
- the first pin, the sixth pin, the seventh pin I, the eighth pin, the ninth pin, and the 14th pin of the voltage comparator U7 are suspended, and the second pin is connected to the 14V power supply through the resistor R01.
- the 13th pin is connected to the positive MV power through the resistor R03, and is connected in series through the diode D2 and the resistor R03;
- the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl, and the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, the twelfth pin.
- the 4th bow 1 pin is connected to VCC
- the 11th pin is connected to VEE
- the 6th pin is connected to the 7th pin through the resistor Rs2
- the 7th pin is connected to the 3rd pin of U10
- the 8th pin is connected to the U9 3 pin
- the 9th pin is connected to the 14th pin through the resistor Rs3
- the 13th pin is connected to the 7th pin of the U2;
- the first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin is grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
- the first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 4th pin of U6 and the 8th pin is connected to vcc.
- the multiplier U10 is composed of a voltage comparator U7 and an analog switch U6.
- the operational amplifier U1 is connected to a voltage comparator U7, an operational amplifier U5, an operational amplifier U8, and a multiplier U4.
- the operational amplifier U2 is connected to an operational amplifier U1 and an operational amplifier.
- the first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, the third pin, the fifth pin, the Kth pin, and the twelfth pin.
- the pin is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rcll and the capacitor C1 I, and then connected in parallel with the resistor Rcl2 and the capacitor C12, and connected to the resistor RcB and the capacitor C13.
- the 7th pin is connected to the 13th pin through the resistor RI3, connected to the 1st pin of U4, connected to the 2nd pin of U5 through the resistor Ral, and connected to the 5th pin of U7, Connect the 2nd pin of U8 to the 1st pin of U9, the 8th pin is connected to the 9th pin through the resistor R25, the 13th pin is connected to the 14th pin through the resistor R14, and the 14th pin passes the potentiometer R11 Connect the second pin;
- the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and passes through the resistor R2 and the sixth lead.
- Pin connection, 3rd pin, 5th pin, 10th pin, 12th pin ground, 4th pin is connected to VCC
- U pin is connected to VEE
- 6th pin is connected with resistor Rc21 and capacitor C21 Parallel connection, then Rc22 and capacitor C22 in parallel, and Rc23 and capacitor C23 in parallel with the seventh pin
- the seventh pin is connected to the second pin through the potentiometer R23, through the resistor 24 connected U1 9 pin, connect the second pin of U1 through potentiometer R12, connect the eleventh pin of U5 through Ra6, connect the eleventh pin of U7, connect the thirteenth pin of U8, and connect the first pin of U10
- the 8th pin is connected to the 13th pin through the resistor R33, first connected in parallel with Rc31 and capacitor C:31, then connected in parallel with Rc32 and capacitor C32, and connected in parallel with the
- the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the 173 is connected to the 14 pin of the U2 through the R32, the third lead.
- the ground is grounded, the 4th pin is connected to VCC, the 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12th pin, the 13th pin, The 14th pin is left floating, and the 11th pin is connected to VEE;
- the first pin of the multiplier U4 is connected to the seventh of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin.
- the 1 pin of the bow is connected to the 2nd pin of U2 through the resistor R21, and the 8th pin is connected to VCC;
- the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the third pin of the UI through the resistor Ral, and the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor is passed through the resistor.
- Ral and resistor Ra5 are connected in series to pin 6 and connected to pin 6 through resistor Ra3.
- Pin 3, pin 5, pin 10, pin 12 are grounded, and pin 4 is connected to VCC.
- the 11 pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is connected to the 4th pin of U6, and the 9th pin is connected through the resistor Ra9.
- the pin, the 9th pin is connected through the resistor Ra8 and the diode in series! 4 pin, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5;
- the second pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative MV power supply, and the fourth pin is connected to the seventh lead of the U10.
- Pin the 5th pin is connected to the 8th pin of U5
- the 6th pin is connected to the 7th pin of U9
- the 7th pin is connected to the 7th pin of U5
- the 8th pin is connected to the U3 by the potentiometer R31.
- 2 pin, 9th pin, 10th pin, 11 pin, 12th pin, 13th pin is left floating
- pin 15 is grounded
- pin 16 is connected to pin 13 of U7;
- the first pin, the sixth pin, the seventh pin, the eighth pin, the ninth pin, and the J4 pin of the voltage comparator U7 are suspended, and the second pin is connected to the 14V power supply through the resistor R01.
- the 13th pin is connected to the 14V power supply through the resistor R03, and is connected in series through the diode D2 and the resistor R03;
- the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl, and the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, the twelfth pin.
- the fourth pin is connected to VCC
- the eleventh pin is connected to VEE
- the sixth pin is connected to the seventh pin through the resistor Rs2
- the seventh pin is connected to the third pin of U10
- the eighth pin is connected to the third pin of U9.
- Pin, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the 7th pin of the U2;
- the first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin is grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
- the first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin
- the pin is connected to VEE, and the 7th pin is connected to the 4th pin of U6 and the 8th pin is connected to vcc.
- FIG. 1 is a schematic diagram of a circuit connection structure according to a preferred embodiment of the present invention.
- Figure 2 shows the structure of the peripheral circuit of the operational amplifier U1.
- FIG. 3 shows the structure of the peripheral circuits of the operational amplifier U2 and the multiplier U4.
- Figure 4 shows the structure of the peripheral circuit of the operational amplifier U5.
- FIG. 5 shows the structure of the peripheral circuits of the operational amplifier U8, multiplier U9 and multiplier U10.
- Figure 6 shows the structure of the peripheral circuit of the operational amplifier U3, voltage comparator U7 and analog switch U6.
- a LU-type fractional four-system automatic switching chaotic system is constructed, and the system selected by the preferred embodiment is selected.
- the first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and passes through the resistor R1 and the sixth lead. Pins are connected, the 3rd pin, the 5th pin, the 10th pin, the 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin is connected to the resistor Rcl l and the capacitor.
- the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin
- the ground is grounded
- the fourth pin is connected to VCC
- the eleventh pin is connected to VEE
- the sixth pin is connected in parallel with the resistor Rc21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22, and then connected in parallel with c23 and capacitor C23.
- the first pin, the 7th pin is connected to the 2nd pin through the potentiometer R23
- the 9th pin of U1 is connected to R24 through the resistor
- the 2nd pin of U1 is connected to the second pin of U1 via the potentiometer R12
- the 11th of U5 is connected by Ra6.
- the 8th pin is connected to the 13th pin through the resistor R33, first connect Rc31 and capacitor C31 in parallel, then Connect Rc32 and capacitor C32 in parallel, connect resistor Rc33 and capacitor C33 in parallel and connect to pin 9.
- Pin 13 is connected to pin 14 through resistor R34.
- Pin 14 is connected to the second pin of U3 via potentiometer R32.
- the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through the R32.
- the 14th pin is left floating, and the 11th pin is connected to VEE;
- the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin.
- the pin is connected to the second pin of U2 through the resistor R21, and the eighth pin is connected to VCC;
- the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ral, and the first pin is connected in series via the resistor Ra2 and the diode D4, and the resistor is passed through the resistor.
- Ral and resistor Ra5 are connected in series to pin 6 and connected to pin 6 through resistor Ra3.
- Pin 3, pin 5, pin 10, pin 12 are grounded, and pin 4 is connected to VCC.
- the 11 pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is connected to the 4th pin of U6, and the 9th pin is connected through the resistor Ra9.
- the 9th pin is connected to the W pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5. ;
- the second pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to a positive 14V power supply.
- the third pin is connected to the negative 14V power supply
- the fourth pin is connected to the third pin of U10
- the fifth pin is connected to the eighth pin of U5
- the sixth pin is connected to the seventh pin of U9
- the seventh pin is connected.
- Pin 7 of U5 pin 8 is connected to pin 2 of U3 via potentiometer R31, pin 9, pin 10, pin 11, pin 12, pin 13 is floating, 15 pin ground
- the 16th pin is connected to the 13th pin of U7;
- the first pin, the sixth pin, the seventh pin, the eighth pin I, the ninth pin, and the 14th pin of the voltage comparator U7 are suspended, and the second pin is connected to the 14V power supply through the resistor R01.
- the 13th pin is connected to the 14V power supply through the resistor R03, and is connected in series through the diode D2 and the resistor R03;
- the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl, the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, the twelfth pin Ground, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected to the seventh pin through the resistor Rs2, the seventh pin is connected to the third pin of U10, and the eighth pin is connected to the third pin of U9. Pin, the 9th pin passes the resistor Rs; 3 is connected to the 14th pin, and the 13th pin is connected to the 7th pin of U2;
- the first pin of the multiplier U9 is connected to the seventh pin I of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth lead The pin is connected to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
- the first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connected to VEE, the 7th pin is connected to the 4th pin of the U6.
- the eighth pin is of course not limited by the invention.
- the present invention is not limited to the above examples, and those skilled in the art are within the scope of the present invention. Variations, modifications, additions or substitutions made within the scope of the invention are also within the scope of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Security & Cryptography (AREA)
- Amplifiers (AREA)
- Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)
Abstract
Disclosed are an analog circuit and method for a fractional-order four-system automatic switching chaotic system based on a Lü type system, a method for realizing the analog circuit and the structure of the Lü type fractional-order four-system automatic switching chaotic system. The analog circuit consists of an operational amplifier U1, an operational amplifier U2, an operational amplifier U3, an operational amplifier U5, an operational amplifier U8, a multiplier U4, a multiplier U9, a multiplier U10, a voltage comparator U7 and an analog switch U6. The present invention utilizes an analog circuit to realize a fractional-order chaotic system having four Lü type sub-systems capable of automatically switching, is more complex and more random than an un-switching fractional-order chaotic system and an automatic switching chaotic system consisting of two or three chaotic sub-systems, and therefore can be a new choice as a signal source in secure communication, and have a better application prospect in secure communication.
Description
基于 Ltl型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路 技术领域 Method and analog circuit for automatically switching chaotic system based on fractional order four systems of Ltl type system
本发明涉及基于 LU型系统的分数阶四个系统自动切换混沌系统的方法, 具体地讲, 涉 及基于 LU型系统的分数阶四个系统自动切换混沌系统的方法及模拟电路。 The invention relates to a method for automatically switching a chaotic system based on a fractional-order four systems of a LU-type system, in particular to a method and an analog circuit for automatically switching chaotic systems of four systems based on a LU-type system.
背景技术 Background technique
目前, 己有多种方法用模拟电路实现整数阶和分数阶混沌系统及电路, 但用模拟电路 实现自动切换的混沌电路的方法比较少, 且己公开的自动切换混沌系统及电路是整数阶 2个 子混沌系统切换, 还没有多个子混沌系统自动切换的方法及电路的公开, 本发明提供了一种 LU型分数阶四个系统自动切换的混沌系统的方法及模拟电路, 丰富了自动切换混沌系统的 数量和类型, 提高了混沌系统的随机性, 在保密通信中有很好的应用前景。 At present, there are many ways to implement integer-order and fractional-order chaotic systems and circuits with analog circuits. However, there are few methods for implementing automatic switching chaotic circuits with analog circuits, and the disclosed automatic switching chaotic systems and circuits are integer orders. The method for chaotic system switching, the method and the circuit for automatically switching multiple sub-chaotic systems are not disclosed. The present invention provides a method and an analog circuit for automatically switching chaotic systems of LU-type fractional four systems, enriching the automatic switching chaotic system. The number and type of chaos increases the randomness of chaotic systems and has a good application prospect in secure communication.
发明内容 Summary of the invention
本发明要解决的技术问题是提供基于 型系统的分数阶四个系统自动切换混沌系统的 方法及模拟电路。 The technical problem to be solved by the present invention is to provide a method and an analog circuit for automatically switching chaotic systems of four systems based on fractional order of a type system.
本发明采用如下技术手段实现发明目的 - The invention adopts the following technical means to achieve the purpose of the invention -
1、 基于 LU型系统的分数阶四个系统自动切换混沌系统的方法, 其特征是在于, 包括以下步 1. A method for automatically switching a chaotic system based on a fractional order of four systems of a LU type system, characterized in that it comprises the following steps
( 1 ) 根据 Lil型混沌系统 I为: (1) According to the Lil chaotic system I is:
dxl dt = a(y - x) Dxl dt = a(y - x)
' dy l dt = -xz + cy ' dy l dt = -xz + cy
dz l dt = \y [ - bz Dz l dt = \y [ - bz
(3) 混沌系统构造符号函数 III和 IV为: (3) Chaotic system construction symbol functions III and IV are:
1 1
替换页 (细则第 26条)
(4) 根据 Ltl型混沌系统 V为: Replacement page (Article 26) (4) According to the Ltl type chaotic system V:
dx I dt = a^y - x) Dx I dt = a^y - x)
dy/dt = -xz + cy V a=36,b=3,c=20 Dy/dt = -xz + cy V a=36, b=3, c=20
dzl dt- xsign(y) - bz Dzl dt- xsign(y) - bz
(5)根据 LU型混沌系统 VI为: (5) According to the LU type chaotic system VI:
dx / dt = a(y - x) Dx / dt = a(y - x)
dyl dt = -xz + cy VI a=36,b=3,c=20 Dyl dt = -xz + cy VI a=36, b=3, c=20
dzl dt = ysign{x) - bz Dzl dt = ysign{x) - bz
(6) 根据混沌系统构造选择函数 VII为 (6) According to the chaotic system structure selection function VII is
(7)根据系统 I,II,V,VI和选择函数 VII构造一个 Ltl型四个系统自动切换混沌系统 IX dx/dt = (y~x) (7) According to the system I, II, V, VI and the selection function VII, construct an Ltl-type four system to automatically switch the chaotic system IX dx/dt = (y~x)
dy I dt = -xz + cy IX a=36,b=3,c=20 Dy I dt = -xz + cy IX a=36, b=3, c=20
dzl dt = f xy)—bz Dzl dt = f xy) - bz
(8)根据系统 IX构造一个 LU型分数阶四个系统自动切换混沌系统 X dqxl dtq =a{y-x) (8) Construct a LU-type fractional four systems according to system IX to automatically switch chaotic systems X d q xl dt q = a{yx)
dqyl d =~xz + cy X 0<q<l, a=36,b=3,c=20 d q yl d =~xz + cy X 0<q<l, a=36, b=3,c=20
d'zldt" =f{xy)-bz D'zldt" =f{xy)-bz
(9)按照混沌系统 X构造模拟电路系统, 利用电压比较器 U7 获得两个模拟的髙低电平, x>=0或 x<0及 y>=0或 y<0, 作为模拟开关 U6的控制输入, 根据 x>=0、 y>=0,x>0 y<0, x<0、 y>=0和 x<0、 y<0四种不 ί 情况, 实现 f(xy)的不同输出, 从而实现四个系统自动切换 的混沌系统 IX, 再通过分数阶积分实现混沌系统 X, 运算放大器 Ul、 运算放大器 U2、 运 算放大器 U3、 运算放大器 U5、 运算放大器 U8采用 LF347, 乘法器 U4、 乘法器 U9、 乘法 器 U10采用 AD633J , 模拟开关 U6采用 ADG409, 电压比较器 U7采用 LM139; (9) According to the chaotic system X, the analog circuit system is constructed, and the voltage comparator U7 is used to obtain two simulated 髙 low levels, x>=0 or x<0 and y>=0 or y<0, as the analog switch U6. Control input, according to x>=0, y>=0, x>0 y<0, x<0, y>=0 and x<0, y<0, the difference of f(xy) is realized. The output is realized to realize the chaotic system IX of four systems automatic switching, and then the chaotic system X is realized by fractional integration, the operational amplifier U1, the operational amplifier U2, the operational amplifier U3, the operational amplifier U5, the operational amplifier U8 adopts LF347, the multiplier U4, Multiplier U9, multiplier U10 uses AD633J, analog switch U6 uses ADG409, voltage comparator U7 uses LM139;
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 2引脚相接, 通过电阻 R1与第 6引 脚相接, 第 3弓 I脚、 第 5弓 1脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rcll与电容 C11的并联, 再接电阻 Rcl2与电容 C12的并联, 又接电阻 Rc 与电容 C13的并联后接第 7引脚, 第 7引脚通过电阻 R13接第 13引脚, 连
接 U4的第 1引脚, 通过电阻 Ral接 U5的第 2引脚, 接 U7的第 5弓 |脚, 接 U8的第 2引 脚, 接 U9的第 1引脚, 第 8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引脚, 第 14引脚通过电位器 R11接第 2引脚; The first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third bow, the fifth bow, the tenth pin, and the third pin. 12-pin grounding, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rcll and the capacitor C11, and then connected in parallel with the resistor Rcl2 and the capacitor C12, and connected to the resistor Rc and the capacitor C13. The parallel connection is followed by the 7th pin, and the 7th pin is connected to the 13th pin through the resistor R13. Connect the first pin of U4, connect the second pin of U5 through resistor Ral, connect the fifth pin|pin of U7, connect the second pin of U8, connect the first pin of U9, the eighth pin passes the resistor. R25 is connected to the 9th pin, the 13th pin is connected to the 14th pin through the resistor R14, and the 14th pin is connected to the 2nd pin through the potentiometer R11;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引 脚相接, 第 3引脚、 第 5弓購、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接 Rc23与电容 C23的并联后接第 7引脚, 第 7弓 I脚通过电位器 R23与第 2弓 相连, 通过电 阻的 R24接 U1的第 9引脚, 通过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引 脚, 接 U7的第 11引脚, 接 U8的第 13引脚,接 U10的第 1引脚, 第 8引脚通过电阻 R33接 第 13引脚, 先接 Rc31与电容 C31的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33 与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 14引脚通过电 位器 R32接 U3的第 2引脚, 接 U4的第 3引脚; The first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin. The ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rc21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22, and then connected in parallel with Rc23 and capacitor C23. The 7th pin, the 7th pin I is connected to the 2nd bow through the potentiometer R23, the R9 of the resistor is connected to the 9th pin of U1, the second pin of U1 is connected to the potentiometer R12, and the U5 is connected to the U5 by Ra6. 11 pin, connected to the 11th pin of U7, connected to the 13th pin of U8, connected to the 1st pin of U10, the 8th pin is connected to the 13th pin through the resistor R33, first connected in parallel with Rc31 and capacitor C31. Connect Rc32 and capacitor C32 in parallel, connect resistor Rc33 and capacitor C33 in parallel and connect to pin 9. Pin 13 is connected to pin 14 through resistor R34. Pin 14 is connected to U3 via potentiometer R32. 2 pin, connected to the 3rd pin of U4;
所述运算放大器 U3第 1引脚通过电阻 Rz与第 2引脚相接, 通过电阻 R3与 U2的第 9 引脚相接, U3第 2引脚通过 R32接 U2的 14引脚, 第 3引脚接地, 第 4引脚接 VCC, 第 5 引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9引脚、 第 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 第 11引脚接 VEE; The first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through the R32, the third lead The ground is grounded, the 4th pin is connected to VCC, the 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12th pin, the 13th pin, The 14th pin is left floating, and the 11th pin is connected to VEE;
所述乘法器 U4的第 1引脚接 U1的第 7引脚, 第 3引脚接 U2的第 14引脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE, 第 7引脚接通过电阻 R21接 U2的第 2引脚, 第 8引 脚接 VCC; The first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin. The pin is connected to the second pin of U2 through the resistor R21, and the eighth pin is connected to VCC;
所述运算放大器 U5的第 1引脚通过二极管 D3接第 2引脚, 第 2引脚通过电阻 Ral接 U1的第 7引脚, 通过电阻 Ra2和二极管 D4的串联接第 1弓 I脚, 通过电阻 Ral和电阻 Ra5 的串联接第 6引脚, 通过电阻 Ra3接第 6引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引 脚接地, 第 4弓 I脚接 VCC, 第 H引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引 脚接 U6的第 6引脚, 第 8引脚¾ U6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通 过电阻 Ra8和二极管 D6的串联接第 14引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联 接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚; The first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ral, and the first pin is connected through the series of the resistor Ra2 and the diode D4. The resistor Ral and the resistor Ra5 are connected in series to the 6th pin, and the 6th pin is connected via the resistor Ra3. The 3rd pin, the 5th pin, the 10th pin, and the 12th pin are grounded, and the 4th pin is connected to the VCC. The Hth pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is the 4th pin of the U6, and the fourth pin is connected through the resistor Ra9. 9-pin, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5. Pin
所述模拟开关 U6的第 1引脚 U7的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 14V电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8引脚, 第 6 引脚接 U9的第 7引脚, 第 7引脚接 U5的第 7引脚, 第 8引脚通过电位器 R31接 U3的第 2 引脚, 第 9引脚, 第 10引脚, 第 U引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地,
第 16引脚接 U7的第 13引脚; The second pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh lead of the U10. Pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to the U3 by the potentiometer R31. 2 pin, 9th pin, 10th pin, U pin, 12th pin, 13th pin is left floating, pin 15 is grounded, The 16th pin is connected to the 13th pin of U7;
所述电压比较器 U7的第 1引脚、 第 6引脚、 第 7弓 I脚、 第 8引脚、 第 9引脚、 第 14 引脚悬空, 第 2 引脚通过电阻 R01 接正 14V电源, 通过二极管 D1和电阻 R02的串联接 地, 第 13引脚通过电阻 R03接正 MV电源, 通过二极管 D2和电阻 R03的串联接地; The first pin, the sixth pin, the seventh pin I, the eighth pin, the ninth pin, and the 14th pin of the voltage comparator U7 are suspended, and the second pin is connected to the 14V power supply through the resistor R01. Through the series connection of diode D1 and resistor R02, the 13th pin is connected to the positive MV power through the resistor R03, and is connected in series through the diode D2 and the resistor R03;
所述运算放大器 U8的第 1引脚通过电阻 Rsl接第 6引脚, 第 2引脚接 U1的第 7引 脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4弓 1脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10的第 3引脚, 第 8引脚接 U9的 第 3引脚, 第 9引脚通过电阻 Rs3接第 14引脚, 第 13引脚接 U2的第 7引脚; The first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl, and the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, the twelfth pin. Grounding, the 4th bow 1 pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Rs2, the 7th pin is connected to the 3rd pin of U10, and the 8th pin is connected to the U9 3 pin, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the 7th pin of the U2;
所述乘法器 U9的第 1 引脚接 U1的第 7引脚, 第 3引脚接 U8的第 8引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 6引脚, 第 8引脚接 VCC; The first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin is grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
所述乘法器 U10的第 1引脚接 U2的第 7引脚, 第 3引脚接 U8的第 7引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 4引脚第 8引脚接 vcc。 The first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 4th pin of U6 and the 8th pin is connected to vcc.
2、 基于 L11型系统的分数阶四个系统自动切换模拟电路, 其特征是在于, 由运算放大 器 Ul、 运算放大器 U2、 运算放大器 U3、 运算放大器 U5、 运算放大器 U8与乘法器 U4、 乘 法器 U9、 乘法器 U10及电压比较器 U7和模拟开关 U6组成, 所述运算放大器 U1连接电压 比较器 U7, 运算放大器 U5、 运算放大器 U8, 乘法器 U4, 所述运算放大器 U2连接运算放 大器 Ul、 运算放大器 U5、 电压比较器 U7、 运算放大器 U8, 所述运算放大器 U3连接运算 放大器 U2, 乘法器 U4, 所述运算放大器 U5连接模拟幵关 U6, 所述电压比较器 U7连接模 拟开关 U6, 所述运算放大器 U8连接运算放大器 U5、 乘法器 U9、 乘法器 U10, 所述乘法器 U9连接模拟开关 U6, 所述乘法器 U10连接模拟开关 U6: 2. Four-system automatic switching analog circuit based on L11 type system, which is characterized by: operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 and multiplier U4, multiplier U9 The multiplier U10 is composed of a voltage comparator U7 and an analog switch U6. The operational amplifier U1 is connected to a voltage comparator U7, an operational amplifier U5, an operational amplifier U8, and a multiplier U4. The operational amplifier U2 is connected to an operational amplifier U1 and an operational amplifier. U5, voltage comparator U7, operational amplifier U8, the operational amplifier U3 is connected to the operational amplifier U2, the multiplier U4, the operational amplifier U5 is connected to the analog switch U6, and the voltage comparator U7 is connected to the analog switch U6, the operation The amplifier U8 is connected to the operational amplifier U5, the multiplier U9, and the multiplier U10. The multiplier U9 is connected to the analog switch U6, and the multiplier U10 is connected to the analog switch U6:
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 2引脚相接, 通过电阻 R1与第 6引 脚相接, 第 3引脚、 第 5引脚、 第 K)引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rcll与电容 C1 I的并联, 再接电阻 Rcl2与电容 C12的并联, 又接电阻 RcB与电容 C13的并联后接第 7弓 I脚, 第 7引脚通过电阻 RI3接第 13引脚, 连 接 U4的第 1引脚, 通过电阻 Ral接 U5的第 2引脚, 接 U7的第 5引脚, 接 U8的第 2引 脚, 接 U9的第 1引脚, 第 8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引脚, 第 14引脚通过电位器 R11接第 2引脚; The first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, the third pin, the fifth pin, the Kth pin, and the twelfth pin. The pin is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rcll and the capacitor C1 I, and then connected in parallel with the resistor Rcl2 and the capacitor C12, and connected to the resistor RcB and the capacitor C13. Parallel connection to the 7th pin I, the 7th pin is connected to the 13th pin through the resistor RI3, connected to the 1st pin of U4, connected to the 2nd pin of U5 through the resistor Ral, and connected to the 5th pin of U7, Connect the 2nd pin of U8 to the 1st pin of U9, the 8th pin is connected to the 9th pin through the resistor R25, the 13th pin is connected to the 14th pin through the resistor R14, and the 14th pin passes the potentiometer R11 Connect the second pin;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引
脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 U引脚 接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接 Rc23与电容 C23的并联后接第 7引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电 阻的 24接 U1的第 9引脚, 通过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引 脚, 接 U7的第 11引脚, 接 U8的第 13引脚,接 U10的第 1引脚, 第 8引脚通过电阻 R33接 第 13引脚, 先接 Rc31与电容 C:31的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33 与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 14引脚通过电 位器 R32接 U3的第 2引脚, 接 U4的第 3引脚; The first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and passes through the resistor R2 and the sixth lead. Pin connection, 3rd pin, 5th pin, 10th pin, 12th pin ground, 4th pin is connected to VCC, U pin is connected to VEE, 6th pin is connected with resistor Rc21 and capacitor C21 Parallel connection, then Rc22 and capacitor C22 in parallel, and Rc23 and capacitor C23 in parallel with the seventh pin, the seventh pin is connected to the second pin through the potentiometer R23, through the resistor 24 connected U1 9 pin, connect the second pin of U1 through potentiometer R12, connect the eleventh pin of U5 through Ra6, connect the eleventh pin of U7, connect the thirteenth pin of U8, and connect the first pin of U10, The 8th pin is connected to the 13th pin through the resistor R33, first connected in parallel with Rc31 and capacitor C:31, then connected in parallel with Rc32 and capacitor C32, and connected in parallel with the capacitor Rc33 and capacitor C33, followed by the 9th pin, The 13 pin is connected to the 14th pin through the resistor R34, and the 14th pin is connected to the 2nd pin of U3 through the potentiometer R32, and is connected to the 3rd pin of U4;
所述运算放大器 U3第 1引脚通过电阻 Rz与第 2引脚相接, 通过电阻 R3与 U2的第 9 引脚相接, 173第 2引脚通过 R32接 U2的 14引脚, 第 3引脚接地, 第 4引脚接 VCC, 第 5 引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9引脚、 第 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 第 11引脚接 VEE; The first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the 173 is connected to the 14 pin of the U2 through the R32, the third lead. The ground is grounded, the 4th pin is connected to VCC, the 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12th pin, the 13th pin, The 14th pin is left floating, and the 11th pin is connected to VEE;
所述乘法器 U4的第 1引脚接 U1的第 7弓購, 第 3引脚接 U2的第 14引脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE, 第 7弓 1脚接通过电阻 R21接 U2的第 2引脚, 第 8引 脚接 VCC; The first pin of the multiplier U4 is connected to the seventh of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin. The 1 pin of the bow is connected to the 2nd pin of U2 through the resistor R21, and the 8th pin is connected to VCC;
所述运算放大器 U5的第 1引脚通过二极管 D3接第 2引脚, 第 2引脚通过电阻 Ral接 UI的第 Ί引脚, 通过电阻 Ra2和二极管 D4的串联接第 1引脚, 通过电阻 Ral和电阻 Ra5 的串联接第 6引脚, 通过电阻 Ra3接第 6引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引 脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引 脚接 U6的第 6引脚, 第 8引脚接 U6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通 过电阻 Ra8和二极管 的串联接第!4引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联 接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚; The first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the third pin of the UI through the resistor Ral, and the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor is passed through the resistor. Ral and resistor Ra5 are connected in series to pin 6 and connected to pin 6 through resistor Ra3. Pin 3, pin 5, pin 10, pin 12 are grounded, and pin 4 is connected to VCC. The 11 pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is connected to the 4th pin of U6, and the 9th pin is connected through the resistor Ra9. The pin, the 9th pin is connected through the resistor Ra8 and the diode in series! 4 pin, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5;
所述模拟开关 U6的第 1引脚 U7的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 MV电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8引脚, 第 6 引脚接 U9的第 7引脚, 第 7引脚接 U5的第 7引脚, 第 8引脚通过电位器 R31接 U3的第 2 引脚, 第 9引脚, 第 10引脚, 11引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚; The second pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative MV power supply, and the fourth pin is connected to the seventh lead of the U10. Pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to the U3 by the potentiometer R31. 2 pin, 9th pin, 10th pin, 11 pin, 12th pin, 13th pin is left floating, pin 15 is grounded, pin 16 is connected to pin 13 of U7;
所述电压比较器 U7的第 1引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9引脚、 第 J4 引脚悬空, 第 2 引脚通过电阻 R01 接正 14V电源, 通过二极管 D1 和电阻 R02的串联接 地, 第 13引脚通过电阻 R03接正 14V电源, 通过二极管 D2和电阻 R03的串联接地;
所述运算放大器 U8的第 1引脚通过电阻 Rsl接第 6引脚, 第 2引脚接 U1的第 7引 脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11 引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10的第 3引脚, 第 8引脚接 U9的 第 3引脚, 第 9引脚通过电阻 Rs3接第 14引脚, 第 13引脚接 U2的第 7引脚; The first pin, the sixth pin, the seventh pin, the eighth pin, the ninth pin, and the J4 pin of the voltage comparator U7 are suspended, and the second pin is connected to the 14V power supply through the resistor R01. Through the series connection of diode D1 and resistor R02, the 13th pin is connected to the 14V power supply through the resistor R03, and is connected in series through the diode D2 and the resistor R03; The first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl, and the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, the twelfth pin. Ground, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected to the seventh pin through the resistor Rs2, the seventh pin is connected to the third pin of U10, and the eighth pin is connected to the third pin of U9. Pin, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the 7th pin of the U2;
所述乘法器 U9的第 1 引脚接 U1的第 7引脚, 第 3引脚接 U8的第 8引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 6引脚, 第 8引脚接 VCC; The first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin is grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
所述乘法器 U10的第 1引脚接 U2的第 7引脚, 第 3弓 I脚接 U8的第 7引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 4引脚第 8引脚接 vcc。 The first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin The pin is connected to VEE, and the 7th pin is connected to the 4th pin of U6 and the 8th pin is connected to vcc.
附图说明 DRAWINGS
图 1为本发明优选实施例的电路连接结构示意图。 FIG. 1 is a schematic diagram of a circuit connection structure according to a preferred embodiment of the present invention.
图 2为运算放大器 U1外围电路结构示意图。 Figure 2 shows the structure of the peripheral circuit of the operational amplifier U1.
图 3为运算放大器 U2和乘法器 U4外围电路结构示意图。 Figure 3 shows the structure of the peripheral circuits of the operational amplifier U2 and the multiplier U4.
图 4为运算放大器 U5外围电路结构示意图。 Figure 4 shows the structure of the peripheral circuit of the operational amplifier U5.
图 5为运算放大器 U8、 乘法器 U9和乘法器 U10外围电路结构示意图。 Figure 5 shows the structure of the peripheral circuits of the operational amplifier U8, multiplier U9 and multiplier U10.
图 6为运算放大器 U3、 电压比较器 U7和模拟开关 U6的外围电路结构示意图。 Figure 6 shows the structure of the peripheral circuit of the operational amplifier U3, voltage comparator U7 and analog switch U6.
具体实施方式 detailed description
下面结合附图和优选实施例对本发明作更进 步的详细描述。 The invention will now be described in further detail with reference to the drawings and preferred embodiments.
参见图 1-图 6, 首先构造 LU型分数阶四个系统自动切换混沌系统, 本优选实施例选择的系 统 Referring to FIG. 1 to FIG. 6, firstly, a LU-type fractional four-system automatic switching chaotic system is constructed, and the system selected by the preferred embodiment is selected.
( 1 ) 根据 LU型混沌系统 I为- dx l dt = a{y - x) (1) According to the LU type chaotic system I is - dx l dt = a{y - x)
' fy I dt = -xz + cy 1 a==36,b=3,c=20' fy I dt = -xz + cy 1 a==36, b=3, c=20
(2)根据 LU型混沌系统 II为- dx l dt = a(y - x) (2) According to the LU type chaotic system II is - dx l dt = a(y - x)
' dy I dt = ~xz + cy II a=36,b=3,c=20' dy I dt = ~xz + cy II a=36, b=3, c=20
(3 ) 根据混沌系统构造符号函数 III和 IV为-
(3) According to the chaotic system, the construction of the symbol functions III and IV is -
「i y≥ "i y≥
sign(y) = IV Sign(y) = IV
-1 j^<0 -1 j^<0
(4) 根据 Lil型混沌系统 V为: (4) According to the Lil type chaotic system V is :
dxl dt = a{y-x) Dxl dt = a{y-x)
dy I dt = -xz + cy V a=36,b=3,c=20 Dy I dt = -xz + cy V a=36, b=3, c=20
dzl dt = xsign(y) - bz Dzl dt = xsign(y) - bz
(5)根据 LU型混沌系统 VI为: (5) According to the LU type chaotic system VI:
dxl dt = a(y~x) Dxl dt = a(y~x)
dy I dt = -xz十 VI a=36,b=3,c=20 Dy I dt = -xz ten VI a=36, b=3, c=20
dzl dt= ysign{x) - bz Dzl dt= ysign{x) - bz
(6) 混沌系统构造选择函数 VII为: (6) Chaotic system structure selection function VII is:
(7)根据系统 I,II,V,VI和选择函数 VII构造一个 LU型四个系统自动切换混沌系统 IX dxl dt = a{y-x) (7) According to system I, II, V, VI and selection function VII, construct a LU-type four systems to automatically switch chaotic systems IX dxl dt = a{y-x)
dy / t = -xz + cy IX a=36,b=3,c=20 Dy / t = -xz + cy IX a=36, b=3, c=20
[dz I dt = f(x )-bz [dz I dt = f(x )-bz
(8)根据系统 I 构造- LU型分数阶四个系统自动切换混沌系统 X (8) According to the system I structure - LU type fractional four systems automatically switch chaotic system X
'dqxldtq =a(y-x) 'd q xldt q = a(yx)
dqyl dtq = -xz + cy X ( q<l, a=36,b=3,c=20 d q yl dt q = -xz + cy X ( q < l, a=36, b=3, c=20
dqzldtq =f(xy)-bz d q zldt q =f(xy)-bz
(9)按照混沌系统 X 构造模拟电路系统, 利用电压比较器 U7 获得两个模拟的高低电平, x>=0或 x<0及 y>=0或 y<0, 作为模拟开关 U6的控制输入, 根据 x>=0、 y>=0,x>0、 y<0, x<0、 y>=0和 x<0、 y<0四种不同情况, 实现 f(xy)的不同输出, 从而实现四个系统自动切换 的混沌系统 IX, 再通过分数阶积分实现混沌系统 X, 运算放大器 Ul、 运算放大器 U2、 运 算放大器 U3、 运算放大器 U5、 运算放大器 U8釆用 LF347, 乘法器 U4、 乘法器 U9、 乘法 器 U10采用 AD633JN, 模拟开关 U6采用 ADG409, 电压比较器 U7采用 LM139; (9) According to the chaotic system X to construct the analog circuit system, use the voltage comparator U7 to obtain two analog high and low levels, x>=0 or x<0 and y>=0 or y<0, as the control of the analog switch U6. Input, according to x>=0, y>=0, x>0, y<0, x<0, y>=0 and x<0, y<0, different output, realize different output of f(xy) Thus, the chaotic system IX which automatically switches between four systems is realized, and the chaotic system X is realized by fractional integration, the operational amplifier U1, the operational amplifier U2, the operational amplifier U3, the operational amplifier U5, the operational amplifier U8, the LF347, the multiplier U4, Multiplier U9, multiplier U10 uses AD633JN, analog switch U6 uses ADG409, voltage comparator U7 uses LM139;
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 2引脚相接, 通过电阻 R1与第 6引
脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rcl l与电容 C11的并联, 再接电阻 Rcl2与电容 C12的并联, 又接电阻 Rcl3与电容 C13的并联后接第 7引脚, 第 7引脚通过电阻 R13接第 13引脚, 连 接 U4的第 1弓 I脚, 通过电阻 Ral接 U5的第 2弓 I脚, 接 U7的第 5引脚, 接 U8的第 2引 脚, 接 U9的第 1引脚, 第 8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引脚, 第 14引脚通过电位器 R11接第 2引脚; The first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and passes through the resistor R1 and the sixth lead. Pins are connected, the 3rd pin, the 5th pin, the 10th pin, the 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin is connected to the resistor Rcl l and the capacitor. Parallel connection of C11, reconnecting resistor Rcl2 and capacitor C12 in parallel, and connecting resistor Rcl3 and capacitor C13 in parallel with the 7th pin, 7th pin is connected to the 13th pin through resistor R13, connecting the first bow of U4 The pin is connected to the second pin I of U5 through the resistor Ral, the fifth pin of U7, the second pin of U8, the first pin of U9, and the eighth pin is connected to the ninth pin through resistor R25. The 13th pin is connected to the 14th pin through the resistor R14, and the 14th pin is connected to the 2nd pin through the potentiometer R11;
所述运算放大器 U2 的第 I引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引 脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚 接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接 c23与电容 C23的并联后接第 引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电 阻的 R24接 U1的第 9引脚, 通过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引 脚, 接 U7的第 11引脚, 接 U8的第 13引脚,接 U10的第 1引脚, 第 8引脚通过电阻 R33接 第 13引脚, 先接 Rc31与电容 C31的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33 与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 14引脚通过电 位器 R32接 U3的第 2引脚, 接 U4的第 3引脚; The first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin The ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rc21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22, and then connected in parallel with c23 and capacitor C23. The first pin, the 7th pin is connected to the 2nd pin through the potentiometer R23, the 9th pin of U1 is connected to R24 through the resistor, the 2nd pin of U1 is connected to the second pin of U1 via the potentiometer R12, and the 11th of U5 is connected by Ra6. Pin, connect the 11th pin of U7, connect the 13th pin of U8, connect the 1st pin of U10, the 8th pin is connected to the 13th pin through the resistor R33, first connect Rc31 and capacitor C31 in parallel, then Connect Rc32 and capacitor C32 in parallel, connect resistor Rc33 and capacitor C33 in parallel and connect to pin 9. Pin 13 is connected to pin 14 through resistor R34. Pin 14 is connected to the second pin of U3 via potentiometer R32. Pin, connected to the third pin of U4;
所述运算放大器 U3第 1引脚通过电阻 Rz与第 2引脚相接, 通过电阻 R3与 U2的第 9 引脚相接, U3第 2弓 I脚通过 R32接 U2的 14引脚, 第 3引脚接地, 第 4引脚接 VCC, 第 5 引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9引脚、 第 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 第 11引脚接 VEE; The first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through the R32. Pin ground, pin 4 to VCC, pin 5, pin 6, pin 7, pin 8, pin 9, pin 10, pin 12, pin 13 The 14th pin is left floating, and the 11th pin is connected to VEE;
所述乘法器 U4的第 1引脚接 U1的第 7引脚, 第 3引脚接 U2的第 14引脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE, 第 7引脚接通过电阻 R21接 U2的第 2引脚, 第 8引 脚接 VCC; The first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin. The pin is connected to the second pin of U2 through the resistor R21, and the eighth pin is connected to VCC;
所述运算放大器 U5的第 1引脚通过二极管 D3接第 2引脚, 第 2引脚通过电阻 Ral接 U1的第 7引脚, 通过电阻 Ra2和二极管 D4的串联接第 1引脚, 通过电阻 Ral和电阻 Ra5 的串联接第 6引脚, 通过电阻 Ra3接第 6引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引 脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引 脚接 U6的第 6引脚, 第 8引脚接 U6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通 过电阻 Ra8和二极管 D6的串联接第 W引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联 接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚; The first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ral, and the first pin is connected in series via the resistor Ra2 and the diode D4, and the resistor is passed through the resistor. Ral and resistor Ra5 are connected in series to pin 6 and connected to pin 6 through resistor Ra3. Pin 3, pin 5, pin 10, pin 12 are grounded, and pin 4 is connected to VCC. The 11 pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is connected to the 4th pin of U6, and the 9th pin is connected through the resistor Ra9. Pin, the 9th pin is connected to the W pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5. ;
所述模拟开关 U6的第 1引脚 U7的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源,
第 3引脚接负 14V电源, 第 4引脚接 U10的第 Ί引脚, 第 5引脚接 U5的第 8引脚, 第 6 引脚接 U9的第 7引脚, 第 7引脚接 U5的第 7引脚, 第 8引脚通过电位器 R31接 U3的第 2 引脚, 第 9引脚, 第 10引脚, 第 11引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚; The second pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to a positive 14V power supply. The third pin is connected to the negative 14V power supply, the fourth pin is connected to the third pin of U10, the fifth pin is connected to the eighth pin of U5, the sixth pin is connected to the seventh pin of U9, and the seventh pin is connected. Pin 7 of U5, pin 8 is connected to pin 2 of U3 via potentiometer R31, pin 9, pin 10, pin 11, pin 12, pin 13 is floating, 15 pin ground, the 16th pin is connected to the 13th pin of U7;
所述电压比较器 U7的第 1引脚、 第 6引脚、 第 7引脚、 第 8弓 I脚、 第 9引脚、 第 14 引脚悬空, 第 2引脚通过电阻 R01 接正 14V电源, 通过二极管 D1和电阻 R02的串联接 地, 第 13引脚通过电阻 R03接 £ 14V电源, 通过二极管 D2和电阻 R03的串联接地; The first pin, the sixth pin, the seventh pin, the eighth pin I, the ninth pin, and the 14th pin of the voltage comparator U7 are suspended, and the second pin is connected to the 14V power supply through the resistor R01. Through the series connection of diode D1 and resistor R02, the 13th pin is connected to the 14V power supply through the resistor R03, and is connected in series through the diode D2 and the resistor R03;
所述运算放大器 U8的第】 引脚通过电阻 Rsl接第 6引脚, 第 2引脚接 U1的第 7引 脚, 第 3弓購、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10的第 3引脚, 第 8引脚接 U9的 第 3引脚, 第 9引脚通过电阻 Rs;3接第 14引脚, 第 13引脚接 U2的第 7引脚; The first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rsl, the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, the twelfth pin Ground, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected to the seventh pin through the resistor Rs2, the seventh pin is connected to the third pin of U10, and the eighth pin is connected to the third pin of U9. Pin, the 9th pin passes the resistor Rs; 3 is connected to the 14th pin, and the 13th pin is connected to the 7th pin of U2;
所述乘法器 U9的第 1引脚接 U1的第 7弓 I脚, 第 3引脚接 U8的第 8引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 6引脚, 第 8引脚接 VCC; The first pin of the multiplier U9 is connected to the seventh pin I of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth lead The pin is connected to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
所述乘法器 U10的第 1引脚接 U2的第 7引脚, 第 3引脚接 U8的第 7引脚, 第 2引 脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的第 4引脚第 8引脚接 当然, 上述说明并非对发明的限制, 本发明也不仅限于上述举例, 本技术领域的普通 技术人员在本发明的实质范围内所做出的变化、 改型、 添加或替换, 也属于本发明的保护范 围。
The first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connected to VEE, the 7th pin is connected to the 4th pin of the U6. The eighth pin is of course not limited by the invention. The present invention is not limited to the above examples, and those skilled in the art are within the scope of the present invention. Variations, modifications, additions or substitutions made within the scope of the invention are also within the scope of the invention.
Claims
1、 基于 U1型系统的分数阶四个系统自动切换混沌系统的方法, 其特征是在 于, 包括以下步骤: 1. A method for automatically switching a chaotic system based on a four-segment system of a U1 type system, characterized in that it comprises the following steps:
(1)根据 U1型混沌系统 I为: (1) According to the U1 type chaotic system I is:
dxl dt = ay— x) Dxl dt = ay— x)
dyldt =—xz + cy I a=36,b=3,c=20 Dyldt =—xz + cy I a=36, b=3, c=20
dzldt = \x\-bz Dzldt = \x\-bz
( 2 )根据 LU型混沌系统 II为: (2) According to the LU type chaotic system II:
II a=36,b=3,c=20II a=36, b=3, c=20
( 3 )根据混沌系统构造符号函数 ΠΙ和 IV为: (3) Constructing symbolic functions according to chaotic systems ΠΙ and IV are:
( 4 )根据 Ltl型混沌系统 V为: (4) According to the Ltl type chaotic system V is:
dxl dt = a(y-x) Dxl dt = a(y-x)
dy / dt =—xz + cy a=36,b-3,c=20 Dy / dt =—xz + cy a=36, b-3, c=20
[dz / dt = xsign(y)-bz [dz / dt = xsign(y)-bz
( 5 )根据 Ul型混沌系统 VI为: (5) According to the Ul type chaotic system VI:
[dx I dt = a{y - x) [dx I dt = a{y - x)
dyldt = -xz + cy VI a=36,b=3,c=20 Dyldt = -xz + cy VI a=36, b=3, c=20
dzl dt = ysign{x)一 bz Dzl dt = ysign{x) a bz
( 6 )根据混沌系统构造选择函数 VII为 (6) According to the chaotic system, the structure selection function VII is
( 7 )根据系统 I, 11, V, VI和选择函数 VI I构造一个 LU型四个系统自动切换混沌 系统 IX
dx l dt = a{y - x) (7) According to the system I, 11, V, VI and the selection function VI I, construct a LU type four system to automatically switch the chaotic system IX Dx l dt = a{y - x)
' dy l dt = -xz + cy IX a=36,b=3,c=20 ' dy l dt = -xz + cy IX a=36, b=3, c=20
dz l dt = f{xy) -bz Dz l dt = f{xy) -bz
( 8 )根据系统 IX构造一个 Lll型分数阶四个系统自动切换混沌系统 X (8) Constructing a Lll-type fractional four systems based on system IX to automatically switch chaotic systems X
dqx l dtq - a{y - x) d q xl dt q - a{y - x)
' dqy I d = -xz + cy X 0<q< 1 , a=36,b=3,c=20 ' d q y I d = -xz + cy X 0<q< 1 , a=36, b=3, c=20
dqz l dtq = f{xy) -bz d q zl dt q = f{xy) -bz
(9)按照混沌系统 X构造模拟电路系统, 利用电压比较器 U7获得两个模拟的高 低电平, x>=0 或 x<0及 y>=0 或 y<0, 作为模拟开关 U6 的控制输入, 根据 x>=0、 y〉=0,x>0、 y<0 , x<0、 y〉=0和 x<0、 y<0 四种不同情况, 实现 f (xy)的 不同输出, 从而实现四个系统自动切换的混沌系统 IX, 再通过分数阶积分实现 混沌系统 X, 运算放大器 Ul、 运算放大器 U2、 运算放大器 U3、 运算放大器 U5、 运算放大器 U8 采用 LF347 , 乘法器 U4、 乘法器 U9、 乘法器 U10 釆用 AD633JN, 模拟开关 U6采用 ADG409 , 电压比较器 U7采用 LM139; (9) According to the chaotic system X to construct the analog circuit system, the voltage comparator U7 is used to obtain two analog high and low levels, x>=0 or x<0 and y>=0 or y<0, as the control of the analog switch U6. Input, according to x>=0, y>=0, x>0, y<0, x<0, y>=0 and x<0, y<0, different conditions to achieve different output of f (xy) Thus, the chaotic system IX which automatically switches between four systems is realized, and the chaotic system X is realized by fractional integration. The operational amplifier U1, the operational amplifier U2, the operational amplifier U3, the operational amplifier U5, the operational amplifier U8 adopts LF347, the multiplier U4, and the multiplication method. U9, multiplier U10 uses AD633JN, analog switch U6 uses ADG409, voltage comparator U7 uses LM139;
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 1引脚相接, 通过电阻 R1 与第 6引脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引 脚接 VCC, 第 11引脚接 VEIi, 第 6引脚先接电阻 Rcl l与电容 C11的并联, 再 接电阻 Rcl2与电容 C12的并联, 又接电阻 Rcl 3与电容 C13的并联后接第 7引 脚, 第 7引脚通过电阻 R13接第 13引脚, 接 U4的第 1引脚, 通过电阻 Ral接 U5的第 2引脚, 接 U7的第 5引脚, 接 U8的第 2引脚, 接 U9的第 1引脚, 第 8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引脚, 第 14 引脚通过电位器 R11接第 2引脚; The first pin of the operational amplifier U1 is connected to the first pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third pin, the fifth pin, the tenth pin, and the twelfth pin. The ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEIi, the sixth pin is connected in parallel with the resistor Rcl l and the capacitor C11, and then the parallel connection of the resistor Rcl2 and the capacitor C12 is connected, and the resistor Rcl 3 and the capacitor C13 are connected. Parallel connection to the 7th pin, the 7th pin is connected to the 13th pin through the resistor R13, connected to the 1st pin of U4, connected to the 2nd pin of U5 through the resistor Ral, connected to the 5th pin of U7, The second pin of U8 is connected to the first pin of U9. The eighth pin is connected to pin 9 through resistor R25. The 13th pin is connected to pin 14 through resistor R14. The 14th pin is connected to potentiometer R11. 2nd pin;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4 引脚接 VCC, 第 11引脚接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接 Rc23与电容 C23的并联后接第 7引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电阻的 R24接 U1的第 9引脚, 通 过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引脚, 接 U7的第 11
引脚, 接 U8的第 13引脚,接 U10的第 1 引脚, 第 8引脚通过电阻 R33接第 13 引脚, 先接 Rc31与电容 C31的并联, 再接 Rc32与电容 C32的并联, 又接电阻 Rc33与电容 C33的并联后接第 9引脚, 第 13引脚通过电阻 R34接第 14引脚, 第 14引脚通过电位器 R32接 U3的第 2引脚, 接 U4的第 3引脚; The first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin The ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rc21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22, and then connected in parallel with Rc23 and capacitor C23. The 7th pin, the 7th pin is connected to the 2nd pin via the potentiometer R23, the 9th pin of U1 is connected to R24 through the resistor, the 2nd pin of U1 is connected to the second pin of U1 via the potentiometer R12, and the U5 is connected to the U5 via Ra6. 11-pin, connected to the 11th of the U7 Pin, connect the 13th pin of U8 to the 1st pin of U10, the 8th pin is connected to the 13th pin through the resistor R33, first connected in parallel with Rc31 and capacitor C31, and then connected in parallel with Rc32 and capacitor C32. Connect the resistor Rc33 and the capacitor C33 in parallel with the 9th pin. The 13th pin is connected to the 14th pin through the resistor R34. The 14th pin is connected to the 2nd pin of U3 through the potentiometer R32, and the 3rd pin of U4. Pin
所述运算放大器 U3第 1 引脚通过电阻 Rz与第 2 引脚相接, 通过电阻 R3 与 U2的第 9 引脚相接, U3第 2 引脚通过 R32接 U2的 14 引脚, 第 3引脚接 地, 第 4 引脚接 VCC, 第 5 引脚、 第 6 引脚、 第 7 引脚、 第 8 引脚、 第 9 引 脚、 第 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 第 11引脚接 VEE; The first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through the R32, the third lead Ground the pin, pin 4 is connected to VCC, pin 5, pin 6, pin 7, pin 8, pin 9, pin 10, pin 12, pin 13 The 14th pin is left floating, and the 11th pin is connected to VEE;
所述乘法器 U4的第 1 引脚接 U1的第 7引脚, 第 3引脚接 U2的第 14引 脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE, 第 7引脚接通过电阻 R21接 U2 的第 2引脚, 第 8引脚接 VCC; The first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin. The pin is connected to the second pin of U2 through the resistor R21, and the eighth pin is connected to VCC;
所述运算放大器 U5的第 1 引脚通过二极管 D3接第 2 引脚, 第 2引脚通 过电阻 Ral接 U1的第 7引脚, 通过电阻 Ra2和二极管 D4的串联接第 1引脚, 通过电阻 Ral和电阻 Ra5的串联接第 6引脚, 通过电阻 Ra3接第 6引脚, 第 3 引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引脚接 U6的第 6引脚, 第 8引 脚接 U6的第 4引脚, 通过电阻 Ra9接第 9 引脚, 第 9引脚通过电阻 Ra8和二 极管 D6的串联接第 14引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联接第 14引脚, 第 14引脚通过二极管 D5接第 13引脚; The first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ral, and the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor is passed through the resistor. Ral and resistor Ra5 are connected in series to pin 6 and connected to pin 6 through resistor Ra3. Pin 3, pin 5, pin 10, pin 12 are grounded, pin 4 is connected to VCC, The 11 pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is connected to the 4th pin of U6, and the 9th pin is connected through the resistor Ra9. The 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6. The 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5. ;
所述模拟开关 U6的第 1引脚 U7的第 1引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 14V电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8引脚, 第 6引脚接 U9的第 7引脚, 第 7引脚接 U5的第 7引脚, 第 8 引脚通过电位器 R31接 U3的第 2 引脚, 第 9引脚, 第 10引脚, 第 11引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚; 所述电压比较器 U7的第 1 引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9 引脚、 第 14引脚悬空, 第 2 引脚通过电阻 R01接正 14V电源, 通过二极管 D1 和电阻 R02 的串联接地, 第 13 引脚通过电阻 R03接正 14V电源, 通过二极管
D2和电阻 R03的串联接地; The first pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh lead of the U10. Pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to the U3 by the potentiometer R31. 2 pin, 9th pin, 10th pin, 11th pin, 12th pin, 13th pin is left floating, pin 15 is grounded, pin 16 is connected to pin 13 of U7; The first pin, the sixth pin, the seventh pin, the eighth pin, the ninth pin, and the fourteenth pin of the voltage comparator U7 are left floating, and the second pin is connected to the positive 14V power supply through the resistor R01, and the diode is passed through the diode. The series connection of D1 and resistor R02, the 13th pin is connected to the positive 14V power supply through the resistor R03, through the diode Series connection of D2 and resistor R03;
所述运算放大器 U8的第 1引脚通过电阻 Rs l接第 6引脚, 第 2引脚接 U1 的第 7引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10 的第 3引脚, 第 8引脚接 L 9的第 3引脚, 第 9引脚通过电阻 Rs 3接第 14引 脚, 第 13引脚接 U2的第 7引脚; The first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rs l , and the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, the twelfth pin. The ground is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Rs2, the 7th pin is connected to the 3rd pin of U10, and the 8th pin is connected to L9. The third pin, the 9th pin is connected to the 14th pin through the resistor Rs 3, and the 13th pin is connected to the 7th pin of the U2;
所述乘法器 U9的第 1引脚接 U1的第 7引脚, 第 3引脚接 U8的第 8引 脚, 第 2引脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的 第 6引脚, 第 8引脚接 VCC; The first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
所述乘法器 U10的第 1引脚接 U2的第 7引脚, 第 3引脚接 U8的第 7引 脚, 第 2引脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的 第 4引脚第 8引脚接 VCC;。 The first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 4th pin of U6, the 8th pin is connected to VCC;
2、 基于 LU型系统的分数阶四个系统自动切换模拟电路, 其特征是在于, 由运算放大器 Ul、 运算放大器 U2、 运算放大器 U3、 运算放大器 U5、 运算放大 器 U8与乘法器 U4、 乘法器 ϋ9、 乘法器 U10及电压比较器 U7和模拟开关 U6组 成, 所述运算放大器 U1连接电压比较器 U7, 运算放大器 U5、 运算放大器 U8 , 乘法器 ϋ4, 所述运算放大器 U2连接运算放大器 Ul、 运算放大器 U5、 电压比较 器 117、 运算放大器 U8, 所述运算放大器 U3连接运算放大器 U2, 乘法器 U4, 所述运算放大器 U5连接模拟开关 U6 , 所述电压比较器 U7连接模拟开关 U6 , 所述运算放大器 U8连接运算放大器 U5、 乘法器 U9、 乘法器 U1 Q, 所述乘法器 U9连接模拟开关 ϋ6, 所述乘法器 U10连接模拟开关 U6; 2. Four-system automatic switching analog circuit based on LU type system, which is characterized by: operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 and multiplier U4, multiplier ϋ9 The multiplier U10 is composed of a voltage comparator U7 and an analog switch U6. The operational amplifier U1 is connected to a voltage comparator U7, an operational amplifier U5, an operational amplifier U8, a multiplier ϋ4, and the operational amplifier U2 is connected to an operational amplifier U1 and an operational amplifier. U5, a voltage comparator 117, an operational amplifier U8, the operational amplifier U3 is connected to an operational amplifier U2, a multiplier U4, the operational amplifier U5 is connected to an analog switch U6, and the voltage comparator U7 is connected to an analog switch U6, the operational amplifier U8 is connected to the operational amplifier U5, the multiplier U9, the multiplier U1 Q, the multiplier U9 is connected to the analog switch ϋ6, the multiplier U10 is connected to the analog switch U6;
所述运算放大器 U1的第 1引脚通过电阻 Rx与第 2引脚相接, 通过电阻 R1 与第 6引脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引 脚接 VCC, 第 11引脚接 VEE, 第 6引脚先接电阻 Rcl l与电容 C11的并联, 再 接电阻 Rcl2与电容 C12的并联, 又接电阻 Rcl 3与电容 C13的并^ r接第 7引 脚, 第 7引脚通过电阻 R13接第 13引脚, 接 U4的第 1引脚, 通过电阻 Ral接 U5的第 2引脚, 接 U7的第 5引脚, 接 U8的第 2引脚, 接 U9的第 1引脚, 第
8引脚通过电阻 R25接第 9引脚, 第 13引脚通过电阻 R14接第 14引脚, 第 14 引脚通过电位器 R11接第 2引脚; The first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third pin, the fifth pin, the tenth pin, and the twelfth pin. The ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rcl l and the capacitor C11, and then connected in parallel with the resistor Rcl2 and the capacitor C12, and connected to the resistor Rcl 3 and the capacitor C13. And r is connected to the 7th pin, the 7th pin is connected to the 13th pin through the resistor R13, connected to the 1st pin of U4, connected to the 2nd pin of U5 through the resistor Ral, and connected to the 5th pin of U7, Connect the second pin of U8 to the first pin of U9, The 8 pin is connected to the 9th pin through the resistor R25, the 13th pin is connected to the 14th pin through the resistor R14, and the 14th pin is connected to the 2nd pin through the potentiometer R11;
所述运算放大器 U2 的第 1引脚通过电阻 Ry与第 2引脚相接, 通过电阻 R2与第 6引脚相接, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4 引脚接 VCC, 第 11引脚接 VEE, 第 6引脚先接电阻 Rc21与电容 C21的并联, 再接 Rc22与电容 C22的并联, 又接 Rc23与电容 C23的并联后接第 7引脚, 第 7引脚通过电位器 R23与第 2引脚相连, 通过电阻的 R24接 U1的第 9引脚, 通 过电位器 R12接 U1的第 2引脚, 通过 Ra6接 U5的第 11引脚, 接 U7的第 11 引脚, 接 U8的第 13引脚,接 U10的第 1引脚, 第 8引脚通过电阻 R33接第 13 引脚, 先接 Rc31与电容 C31的并联, 再接 Rc 32与电容 C32的并联, 又接电阻 Rc 33与电容 C33的并联后接第 9引脚, 第 1 3引脚通过电阻 R34接第 14引脚, 第 14引脚通过电位器 R32接 1/3的第 2引脚, 接 U4的第 3引脚; The first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin The ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected in parallel with the resistor Rc21 and the capacitor C21, and then connected in parallel with Rc22 and capacitor C22, and then connected in parallel with Rc23 and capacitor C23. The 7th pin, the 7th pin is connected to the 2nd pin via the potentiometer R23, the 9th pin of U1 is connected to R24 through the resistor, the 2nd pin of U1 is connected to the second pin of U1 via the potentiometer R12, and the U5 is connected to the U5 via Ra6. 11 pin, connected to the 11th pin of U7, connected to the 13th pin of U8, connected to the 1st pin of U10, the 8th pin is connected to the 13th pin through the resistor R33, first connected in parallel with Rc31 and capacitor C31. Connect Rc 32 and capacitor C32 in parallel, and connect resistor Rc 33 and capacitor C33 in parallel with the 9th pin. The 13th pin is connected to the 14th pin through the resistor R34. The 14th pin is connected to the potentiometer R32. 1/3 of the 2nd pin, connected to the 3rd pin of U4;
所述运算放大器 U3第 1引脚通过电阻 Rz与第 2引脚相接, 通过电阻 R3 与 U2的第 9引脚相接, U3第 2引脚通过 R32接 U2的 14引脚, 第 3引脚接 地, 第 4引脚接 VCC, 第 5引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9引 脚、 第 10引脚、 第 12引脚、 第 13引脚、 第 14引脚悬空, 第 11引脚接 VEE; The first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of U2 through the resistor R3, and the second pin of U3 is connected to the 14 pin of U2 through R32, the third lead The ground is grounded, the fourth pin is connected to VCC, the fifth pin, the sixth pin, the seventh pin, the eighth pin, the ninth pin, the tenth pin, the twelfth pin, the thirteenth pin, The 14th pin is left floating, and the 11th pin is connected to VEE;
所述乘法器 U4的第 1引脚接 U1的第 7引脚, 第 3引脚接 U2的第 14引 脚, 第 2、 4、 6引脚均接地, 第 5引脚接 VEE , 第 7引脚接通过电阻 R21接 U2 的第 2引脚, 第 8引脚接 VCC; The first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin. The pin is connected to the second pin of U2 through the resistor R21, and the eighth pin is connected to VCC;
所述运算放大器 U5的第 1引脚通过二极管 D3接第 2引脚, 第 2引脚通 过电阻 Ral接 U1的第 7引脚, 通过电阻 Ra2和二极管 D4的串联接第 1引脚, 通过电阻 Ral和电阻 Ra5的串联接第 6引脚, 通过电阻 Ra 3接第 6引脚, 第 3 引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11引脚接 VEE, 第 6引脚通过电阻 Ra4接第 7引脚, 第 7引脚接 U6的第 6引脚, 第 8引 脚接 U6的第 4引脚, 通过电阻 Ra9接第 9引脚, 第 9引脚通过电阻 Ra8和二 极管 D6的串联接第 14引脚, 第 13引脚通过电阻 Ra7和二极管 D6的串联接第 14引脚, 第 14引脚通过二极管 D5接第 1 3引脚;
所述模拟开关 U6的第 1引脚 U7的第 2引脚, 第 2引脚、 第 14引脚接正 14V电源, 第 3引脚接负 14V电源, 第 4引脚接 U10的第 7引脚, 第 5引脚接 U5的第 8引脚, 第 6引脚接 U9的第 7引脚, 第 7引脚接 U5的第 7引脚, 第 8 引脚通过电位器 R31接 U3的第 2 引脚, 第 9引脚, 第 10引脚, 第 11 引脚, 第 12引脚, 第 13引脚悬空, 第 15引脚接地, 第 16引脚接 U7的第 13引脚; 所述电压比较器 U7的第 1 引脚、 第 6引脚、 第 7引脚、 第 8引脚、 第 9 引脚、 第 14引脚悬空, 第 2 引脚通过电阻 R01接正 14V电源, 通过二极管 D1 和电阻 R02 的串联接地, 第 13 引脚通过电阻 R03接正 14V 电源, 通过二极管 D2和电阻 R03的串联接地; The first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ral, and the first pin is connected in series via the resistor Ra2 and the diode D4, and the resistor is passed through the resistor. Ral and resistor Ra5 are connected in series to pin 6 and connected to pin 6 through resistor Ra 3. Pin 3, pin 5, pin 10, pin 12 are grounded, pin 4 is connected to VCC. The 11th pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 6th pin of U6, the 8th pin is connected to the 4th pin of U6, and the 9th pin is connected to the 9th pin through the resistor Ra9. Pin, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th through the diode D5. Pin The second pin of the first pin U7 of the analog switch U6, the second pin and the 14th pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh lead of the U10. Pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to the U3 by the potentiometer R31. 2 pin, 9th pin, 10th pin, 11th pin, 12th pin, 13th pin is left floating, pin 15 is grounded, pin 16 is connected to pin 13 of U7; The first pin, the sixth pin, the seventh pin, the eighth pin, the ninth pin, and the fourteenth pin of the voltage comparator U7 are left floating, and the second pin is connected to the positive 14V power supply through the resistor R01, and the diode is passed through the diode. The series connection of D1 and resistor R02, the 13th pin is connected to the positive 14V power supply through the resistor R03, and is connected in series through the diode D2 and the resistor R03;
所述运算放大器 U8的第 1引脚通过电阻 Rs l接第 6引脚, 第 2引脚接 U1 的第 7引脚, 第 3引脚、 第 5引脚、 第 10引脚、 第 12引脚接地, 第 4引脚接 VCC, 第 11 引脚接 VEE, 第 6引脚通过电阻 Rs2接第 7引脚, 第 7引脚接 U10 的第 3引脚, 第 8 引脚接 U9的第 3引脚, 第 9 引脚通过电阻 Rs 3接第 14引 脚, 第 13引脚接 U2的第 7引脚; The first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rs l , and the second pin is connected to the seventh pin of U1, the third pin, the fifth pin, the tenth pin, the twelfth pin. The ground is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is connected to the 7th pin through the resistor Rs2, the 7th pin is connected to the 3rd pin of U10, and the 8th pin is connected to the U9 3 pin, the 9th pin is connected to the 14th pin through the resistor Rs 3, and the 13th pin is connected to the 7th pin of U2;
所述乘法器 U9的第 1 引脚接 U1 的第 7 引脚, 第 3 引脚接 U8的第 8 引 脚, 第 2引脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的 第 6引脚, 第 8引脚接 VCC; The first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin is grounded, the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
所述乘法器 U10的第 1 引脚接 U2的第 7引脚, 第 3引脚接 U8的第 7引 脚, 第 2引脚、 第 4引脚、 第 6引脚接地, 第 5引脚接 VEE, 第 7引脚接 U6的 第 4引脚第 8引脚接 VCC
The first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin is grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 4th pin of U6, the 8th pin is connected to VCC.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210367513.7 | 2012-09-27 | ||
CN201210367513.7A CN102904708B (en) | 2012-09-27 | 2012-09-27 | Method for automatically switching fractional-order chaotic system by four systems based on Lu-type system and analog circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014048052A1 true WO2014048052A1 (en) | 2014-04-03 |
Family
ID=47576762
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2013/000422 WO2014048052A1 (en) | 2012-09-27 | 2013-04-12 | Analog circuit and method for fractional-order four-system automatic switching chaotic system based on lü type system |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN102904708B (en) |
WO (1) | WO2014048052A1 (en) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102916802B (en) * | 2012-09-27 | 2014-12-17 | 滨州学院 | Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit |
CN103178952B (en) * | 2013-03-15 | 2016-03-30 | 南京师范大学 | fractional order chaotic system circuit |
CN103227713B (en) * | 2013-04-01 | 2015-11-18 | 杭州电子科技大学 | One realizes natural Exponents chaotic analog circuit and method |
CN103368723B (en) * | 2013-07-03 | 2017-02-15 | 淄博职业学院 | Fractional order four-system automatic switching chaotic system method and analog circuit |
CN103812640A (en) * | 2014-02-22 | 2014-05-21 | 滨州学院 | Method and circuit for switching Liu (line interface unit) chaos system with different fraction orders and xy |
CN103812639A (en) * | 2014-02-22 | 2014-05-21 | 滨州学院 | Method and circuit for switching classical Liu (line interface unit) chaos system with different fraction orders |
CN103780371B (en) * | 2014-02-22 | 2014-12-10 | 滨州学院 | Lv chaotic system switching method and circuit containing x<2> with different fractional orders |
CN103780372B (en) * | 2014-02-22 | 2015-06-10 | 四川大学 | Chen chaotic system switching method and circuit containing y<2> with different fractional orders |
CN105530085B (en) * | 2014-08-30 | 2018-05-11 | 新昌县无痕文化有限公司 | Different feedback automatic switchover hyperchaotic system building methods and analog circuit based on L ü systems |
CN104468077A (en) * | 2014-12-03 | 2015-03-25 | 郑文 | Construction method and circuit of Lu type hyperchaotic system with y power based on memristor |
CN105071919A (en) * | 2015-08-19 | 2015-11-18 | 李敏 | 0.2-order mixed type and T type fractional order integral switching method and circuit |
CN105071920A (en) * | 2015-08-19 | 2015-11-18 | 王宏国 | 0.6-order chain type and T type fractional order integral switching method and circuit |
CN105049185A (en) * | 2015-08-19 | 2015-11-11 | 韩敬伟 | 0.8-order mixed type and T type fractional order integral switching method and circuit |
CN105162576A (en) * | 2015-08-19 | 2015-12-16 | 胡春华 | 0.2-order hybrid and chained fractional order integral switching method and circuit |
CN105049187A (en) * | 2015-08-19 | 2015-11-11 | 王春梅 | Method and circuit for switching 0.8-order mixed-type and chain-type fractional order integrals |
CN105162575A (en) * | 2015-08-19 | 2015-12-16 | 胡春华 | 0.4-order hybrid and chained fractional order integral switching method and circuit |
CN105049192A (en) * | 2015-08-19 | 2015-11-11 | 韩敬伟 | 0.6-order mixed type and T type fractional order integral switching method and circuit |
CN105071921A (en) * | 2015-08-19 | 2015-11-18 | 李敏 | 0.4-Order hybrid and T type fractional integral switching method and circuit |
CN105049189A (en) * | 2015-08-19 | 2015-11-11 | 王春梅 | 0.6-order mixed and chained fractional integral switching method and circuit |
CN105049188A (en) * | 2015-08-19 | 2015-11-11 | 王春梅 | 0.7-Order hybrid and chained fractional integral switching method and circuit |
CN105049186A (en) * | 2015-08-19 | 2015-11-11 | 高建红 | 0.3-order chain type and T type fractional order integral switching method and circuit |
CN105049191A (en) * | 2015-08-19 | 2015-11-11 | 韩敬伟 | 0.9-order mixed type and T type fractional order integral switching method and circuit |
CN105141410A (en) * | 2015-08-19 | 2015-12-09 | 王春梅 | 0.9 order mixed type and chain type fractional order integral switching method and circuit |
CN105049190A (en) * | 2015-08-19 | 2015-11-11 | 胡春华 | 0.3-order mixed type and chained fractional order integral switching method and circuit |
CN105162574A (en) * | 2015-08-19 | 2015-12-16 | 胡春华 | 0.1-order hybrid and chained fractional order integral switching method and circuit |
CN105099655A (en) * | 2015-08-19 | 2015-11-25 | 王宏国 | 0.8-order chain-type and T-type fractional order integral switching method and circuit |
CN105790922A (en) * | 2016-02-29 | 2016-07-20 | 南京理工大学 | Digital-analog hybrid chaotic circuit containing mathematical operation circuit and operation method thereof |
CN105915329A (en) * | 2016-02-29 | 2016-08-31 | 南京理工大学 | Digital-analog hybrid chaotic circuit including logic device, and operation method thereof |
CN106936565B (en) * | 2017-03-01 | 2023-10-27 | 兰州大学 | L-shaped multi-scroll chaotic circuit |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070248030A1 (en) * | 2006-04-19 | 2007-10-25 | Samsung Electronics Co., Ltd. | Signal generator, signal generation method, and RF communication system using the same |
CN101826958A (en) * | 2010-04-20 | 2010-09-08 | 江苏技术师范学院 | Multi-architecture chaotic signal generator |
CN102385659A (en) * | 2011-12-13 | 2012-03-21 | 滨州学院 | Method for realizing fractional-order three-system automatic-switchover chaotic system and analog circuit |
CN102497263A (en) * | 2011-11-18 | 2012-06-13 | 滨州学院 | Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN202043091U (en) * | 2011-04-19 | 2011-11-16 | 滨州学院 | Artificial circuit capable of realizing automatic switching of chaos systems |
CN102332976B (en) * | 2011-09-15 | 2013-11-06 | 江西理工大学 | Different-dimensional switchable chaotic system design method and circuit |
CN202334551U (en) * | 2011-12-13 | 2012-07-11 | 滨州学院 | Circuit for implementing a fractional order chaotic system for automatically switching three systems |
-
2012
- 2012-09-27 CN CN201210367513.7A patent/CN102904708B/en active Active
-
2013
- 2013-04-12 WO PCT/CN2013/000422 patent/WO2014048052A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070248030A1 (en) * | 2006-04-19 | 2007-10-25 | Samsung Electronics Co., Ltd. | Signal generator, signal generation method, and RF communication system using the same |
CN101826958A (en) * | 2010-04-20 | 2010-09-08 | 江苏技术师范学院 | Multi-architecture chaotic signal generator |
CN102497263A (en) * | 2011-11-18 | 2012-06-13 | 滨州学院 | Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit |
CN102385659A (en) * | 2011-12-13 | 2012-03-21 | 滨州学院 | Method for realizing fractional-order three-system automatic-switchover chaotic system and analog circuit |
Also Published As
Publication number | Publication date |
---|---|
CN102904708B (en) | 2014-09-10 |
CN102904708A (en) | 2013-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2014048052A1 (en) | Analog circuit and method for fractional-order four-system automatic switching chaotic system based on lü type system | |
WO2014048053A1 (en) | Analog circuit and method for fractional-order four-system automatic switching chaotic system based on lorenz type system | |
WO2014048054A1 (en) | Analog circuit and method for fractional-order four-system automatic switching chaotic system based on liu type system | |
WO2014048051A1 (en) | Method and analogue circuit for fractional order chaotic system of automatically switching four systems based on chen type system | |
CN103368723B (en) | Fractional order four-system automatic switching chaotic system method and analog circuit | |
WO2013086777A1 (en) | Method for implementing fractional three-system automatic switching chaotic system, and analog circuit | |
CN107070630B (en) | A kind of fast and safely hardware configuration of aes algorithm | |
Touil et al. | Text encryption: hybrid cryptographic method using Vigenere and Hill Ciphers | |
WO2013071689A1 (en) | Method and analog circuit for implementing automatic switching of chaotic systems of integer order and fractional order | |
Joye et al. | Strengthening hardware AES implementations against fault attacks. | |
WO2014067226A1 (en) | Method and analog circuit for implementing automatic switching of seven chen type systems for chaotic system | |
KR20170067133A (en) | Hardware assisted fast pseudorandom number generation | |
CN101534165A (en) | Chaotic neural network encryption communication circuit | |
CN107103631A (en) | Encrypted domain reversible information hidden method based on classification scramble and hiding information classification | |
CN104205720B (en) | Online mark and authentication method, device and system | |
CN116663038A (en) | Data encryption method and device and electronic equipment | |
CN103441835A (en) | Device and method for chaotic encryption communication experiment | |
CN206775512U (en) | A kind of four wing chaos circuits of four-dimension | |
Jasim et al. | A hyper-chaotic system and adaptive substitution box (S-Box) for image encryption | |
Zhang | Cryptanalyzing an image cryptosystem based on circular inter-intra pixels bit-level permutation | |
RU120303U1 (en) | DEVICE FOR TRANSFORMING DATA BLOCKS DURING ENCRYPTION | |
CN112330521B (en) | Image encryption method | |
CN103532696A (en) | Jerk circuit capable of producing double-scroll chaotic attractor | |
RU2503135C1 (en) | Method for cryptographic transformation of information and apparatus for realising said method | |
WO2016191899A1 (en) | Method and analog circuit for realizing automatic switching of seven chen-type systems for chaotic system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13840471 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13840471 Country of ref document: EP Kind code of ref document: A1 |