WO2013154115A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
WO2013154115A1
WO2013154115A1 PCT/JP2013/060766 JP2013060766W WO2013154115A1 WO 2013154115 A1 WO2013154115 A1 WO 2013154115A1 JP 2013060766 W JP2013060766 W JP 2013060766W WO 2013154115 A1 WO2013154115 A1 WO 2013154115A1
Authority
WO
WIPO (PCT)
Prior art keywords
film
insulating film
transistor
oxide semiconductor
equal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2013/060766
Other languages
English (en)
French (fr)
Inventor
Kenichi Okazaki
Toshiyuki Miyamoto
Masafumi Nomura
Takashi Hamochi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to KR1020147028390A priority Critical patent/KR102107255B1/ko
Publication of WO2013154115A1 publication Critical patent/WO2013154115A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/451—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by the compositions or shapes of the interlayer dielectrics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes

Definitions

  • the present invention relates to a semiconductor device including a field-effect transistor.
  • Transistors used for most flat panel displays typified by a liquid crystal display device and a light-emitting display device are formed using silicon semiconductors such as amorphous silicon, single crystal silicon, and polycrystalline silicon provided over glass substrates. Further, transistors formed using such silicon semiconductors are used in integrated circuits (ICs) and the like.
  • a metal oxide exhibiting semiconductor characteristics is used for transistors. Note that, in this specification, a metal oxide exhibiting semiconductor characteristics is referred to as an oxide semiconductor.
  • a technique is disclosed in which a transistor is manufactured using zinc oxide or an In-Ga-Zn-based oxide as an oxide semiconductor and the transistor is used as a switching element or the like of a pixel of a display device (see Patent Documents 1 and 2).
  • Patent Document 1 Japanese Published Patent Application No. 2007-123861
  • Patent Document 2 Japanese Published Patent Application No. 2007-096055 DISCLOSURE OF INVENTION
  • the trap level also referred to as interface level
  • the trap level is present at the interface between an oxide semiconductor film and a gate insulating film or in the gate insulating film in a transistor using an oxide semiconductor
  • a shit in the threshold voltage of the transistor and an increase in the subthreshold swing (S value) showing a gate voltage needed for changing the drain current by one digit when the transistor is turned on are caused.
  • S value subthreshold swing
  • an object of one embodiment of the present invention is to improve electric characteristics of a semiconductor device using an oxide semiconductor.
  • Another object of one embodiment of the present invention is to manufacture a highly reliable semiconductor device in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small.
  • one or more insulating films in contact with the oxide semiconductor film have high film density and few defects.
  • One embodiment of the present invention is a transistor including a gate electrode; an oxide semiconductor film overlapping with part of the gate electrode with a gate insulating film therebetween; and a pair of electrodes in contact with the oxide semiconductor film.
  • the gate insulating film is an insulating film whose film density 3 3 is higher than or equal to 2.26 g/cm and lower than or equal to 2.63 g/cm and whose
  • spin density of a signal with a g value of 2.001 is 2x10 spins/cm " or less in electron spin resonance.
  • Another embodiment of the present invention is a transistor including a gate electrode; an oxide semiconductor film overlapping with part of the gate electrode with a gate insulating film therebetween; a pair of electrodes in contact with the oxide semiconductor film; and an insulating film in contact with a surface of the oxide semiconductor film which is opposite to a surface of the oxide semiconductor film in contact with the gate insulating film.
  • the gate insulating film and the insulating film are each an insulating film whose film density is higher than or equal to 2.26 g/cm and lower than or equal to 2.63 g/cm and whose spin density of a signal with a g value of 2.00 is 2x !0 15 spins/cm 3 or less in electron spin resonance.
  • the gate insulating film and the insulating film in contact with the surface of the oxide semiconductor film which is opposite to the surface of the oxide semiconductor film in contact with the gate insulating film contain silicon oxide or silicon oxynitride.
  • a transistor including an oxide semiconductor film an insulating film with high film density and few defects is used for an insulating film in contact with the oxide semiconductor film; thus, the transistor can have excellent electric characteristics in which a shift in the threshold voltage of the transistor and a variation in electric characteristics are small.
  • a highly reliable transistor in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • FIGS. 1A to 1C are a top view and cross-sectional views illustrating one embodiment of a transistor.
  • FIGS. 2A to 2D are cross-sectional views illustrating one embodiment of a method for manufacturing a transistor.
  • FIG. 3 is a cross-sectional view illustrating one embodiment of a transistor.
  • FIGS. 4A to 4E are cross-sectionals views illustrating one embodiment of a method for manufacturing a transistor.
  • FIGS. 5A to 5C are a top view and cross-sectional views illustrating one embodiment of a transistor.
  • FIGS. 6A to 6D are cross-sectional views illustrating one embodiment of a method for manufacturing a transistor.
  • FIGS. 7A and 7B are a top view and a cross-sectional view illustrating one embodiment of a transistor.
  • FIGS. 8A and 8B are a top view and a cross-sectional view illustrating one embodiment of a transistor.
  • FIGS. 9A and 9B are cross-sectional views each illustrating one embodiment of a transistor.
  • FIG. 10 is a cross-sectional view illustrating one embodiment of a transistor.
  • FIG. 11 is a cross-sectional view illustrating one embodiment of a semiconductor device.
  • FIGS. 12A and 12B are circuit diagrams each illustrating one embodiment of a semiconductor device.
  • FIGS. 13A and 13B are circuit diagrams each illustrating one embodiment of a semiconductor device.
  • FIG. 14 is a block diagram illustrating one embodiment of a semiconductor device.
  • FIG. 15 is a block diagram illustrating one embodiment of a semiconductor device.
  • FIG. 16 is a block diagram illustrating one embodiment of a semiconductor device.
  • FIGS. 17A and 17B are graphs showing spin densities of samples.
  • FIG. 18 is a graph showing film densities of samples.
  • FIG. 19 is a graph showing changes in threshold voltages of transistors. BEST MODE FOR CARRYING OUT THE INVENTION
  • Source and drain Functions of a "source” and a “drain” are sometimes replaced with each other when the direction of current flow is changed in circuit operation, for example. Therefore, the terms “source” and “drain” can be used to denote the drain and the source, respectively, in this specification.
  • FIGS. 1A to 1C are a top view and cross-sectional views of a transistor 10 included in a semiconductor device.
  • FIG. 1A is a top view of the transistor 10
  • FIG. IB is a cross-sectional view taken along dashed-dotted line A-B in FIG. 1A
  • FIG. IC is a cross-sectional view taken along dashed-dotted line C-D in FIG. 1A.
  • a substrate 11 , a base insulating film 13, some components of the transistor 10 (e.g., a gate insulating film 17), an insulating film 23, and the like are not illustrated for simplicity.
  • the transistor 10 illustrated in FIGS. I B and IC includes a gate electrode 15 over the base insulating film 13, the gate insulating film 17 over the base insulating film 13 and the gate electrode 15, an oxide semiconductor film 19 overlapping with the gate electrode 15 with the gate insulating film 17 interposed therebetween, and a pair of electrodes 21 in contact with the oxide semiconductor film 19.
  • the insulating film 23 covering the gate insulating film 17, the oxide semiconductor film 19, and the pair of electrodes 21 is provided.
  • the gate insulating film 17 is an insulating film with high film density and few defects.
  • the film density of the gate insulating film 17 is high; typically, the film density of the gate insulating film 17 is higher than or equal to 2.26 g/cm and lower than or equal to 2.63 g/cm that is the theoretical value of film density, preferably higher than or equal to 2.30 g/cm and lower than or equal to 2.63 g/cm 3 .
  • Dangling bonds of silicon contained in the gate insulating film 17 are extremely few; the spin density of a signal of E'-center (g value: 2.001)
  • showing dangling bonds of silicon is 2x10 spins/cm or less, preferably the lower limit
  • insulating film for the gate insulating film 17 for example, a film of silicon oxide, silicon oxynitride, or the like having a thickness greater than or equal to 5 nm and less than or equal to 400 nm, preferably greater than or equal to 10 nm and less than or equal to 300 nm, more preferably greater than or equal to 50 nm and less than or equal to 250 nm can be used.
  • the substrate 11 There is no particular limitation on a material and the like of the substrate 11 as long as the material has heat resistance high enough to withstand at least heat treatment performed later.
  • a glass substrate, a ceramic substrate, a quartz substrate, or a sapphire substrate may be used as the substrate 11.
  • a single crystal semiconductor substrate or a polycrystalline semiconductor substrate made of silicon, silicon carbide, or the like, a compound semiconductor substrate made of silicon germanium or the like, an. SOI substrate, or the like may be used. Still alternatively, any of these substrates provided with a semiconductor element may be used as the substrate 11.
  • a flexible substrate may be used as the substrate 11, and the base insulating film 13 and the transistor 10 may be provided directly on the flexible substrate.
  • a separation layer may be provided between the substrate 11 and the base insulating film 13. The separation layer can be used when part or the whole of a semiconductor device formed over the separation layer is completed and separated from the substrate 11 and transferred to another substrate. In such a case, the transistor 10 can be transferred to a substrate having low heat resistance or a flexible substrate as well.
  • Typical examples of the base insulating film 13 are films of silicon oxide, silicon oxynitride, silicon nitride, silicon nitride oxide, gallium oxide, hafnium oxide, yttrium oxide, aluminum oxide, aluminum oxynitride, and the like.
  • silicon nitride, gallium oxide, hafnium oxide, yttrium oxide, aluminum oxide, or the like is used for the base insulating film 13, diffusion of impurities such as alkali metal, water, or hydrogen from the substrate 11 to the oxide semiconductor film 19 can be suppressed.
  • the gate electrode 15 can be formed using a metal element selected from aluminum, chromium, copper, tantalum, titanium, molybdenum, and tungsten; an alloy containing any of these metal elements as a component; an alloy containing any of these metal elements in combination; or the like. Further, one or more metal elements selected from manganese and zirconium may be used.
  • the gate electrode 15 may have a single-layer structure or a stacked structure of two or more layers.
  • a single-layer structure of an aluminum film containing silicon, a two-layer structure in which a titanium film is stacked over an aluminum film, a two-layer structure in which a titanium film is stacked over a titanium nitride film, a two-layer structure in which a tungsten film is stacked over a titanium nitride film, a two-layer structure in which a tungsten film is stacked over a tantalum nitride film or a tungsten nitride film, a three-layer structure in which a titanium film, an aluminum film, and a titanium film are stacked in this order, and the like can be given.
  • a film, an alloy film, or a nitride film which contains aluminum and one or more elements selected from titanium, tantalum, tungsten, molybdenum, chromium, neodymium, and scandium may be used.
  • the gate electrode 15 can be formed using a light-transmitting conductive material such as indium tin oxide, indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added. Moreover, the gate electrode 15 can have a stacked structure using the above light-transmitting conductive material and the above metal element.
  • a light-transmitting conductive material such as indium tin oxide, indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added.
  • the gate electrode 15 can have a stacked structure using the above light-transmitting conductive material and the above metal element.
  • These films each have a work function higher than or equal to 5 eV, preferably higher than or equal to 5.5 eV, which is higher than the electron affinity of the oxide semiconductor.
  • the threshold voltage of the transistor including an oxide semiconductor can be shifted in the positive direction, and a so-called normally-off switching element can be achieved.
  • an In-Ga-Zn-based oxynitride semiconductor film having a higher nitrogen concentration than at least the oxide semiconductor film 19 specifically, an In-Ga-Zn-based oxynitride semiconductor film having a nitrogen concentration of 7 at.% or higher is used.
  • the oxide semiconductor film 19 preferably contains at least indium (In) or zinc (Zn). Alternatively, the oxide semiconductor film 19 preferably contains both In and Zn. In order to reduce a variation in electric characteristics of the transistors including the oxide semiconductor film, the oxide semiconductor film 19 preferably contains one or more stabilizers in addition to In or Zn.
  • gallium (Ga), tin (Sn), hafnium (Hf), aluminum (Al), zirconium (Zr), and the like can be given.
  • lanthanoid such as lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), or lutetium (Lu) can be given.
  • a single-component metal oxide such as indium oxide, tin oxide, or zinc oxide
  • a two-component metal oxide such as an In-Zn-based metal oxide, a Sn-Zn-based metal oxide, an Al-Zn-based metal oxide, a Zn-Mg-based metal oxide, a Sn-Mg-based metal oxide, an In-Mg-based metal oxide, an In-Ga-based metal oxide, or an In-W-based metal oxide
  • a three-component metal oxide such as an In-Ga-Zn-based metal oxide (also referred to as IGZO), an In-Al-Zn-based metal oxide, an In-Sn-Zn-based metal oxide, a Sn-Ga-Zn-based metal oxide, an Al-Ga-Zn-based metal oxide, a Sn-Al-Zn-based metal oxide, an In-Hf-Zn-based metal oxide, an In-La-Zn-based metal oxide, an In-Zn-
  • an In-Ga-Zn-based metal oxide is, for example, an oxide whose main components are In, Ga, and Zn, and there is no particular limitation on the ratio of In:Ga:Zn. Further, the In-Ga-Zn-based oxide may contain a metal element other than In, Ga, and Zn.
  • a material represented by 1 ⁇ ⁇ 3( ⁇ ) rope, (m > 0, m is not an integer) may be used as an oxide semiconductor.
  • M represents one or more metal elements selected from Ga, Fe, Mn, and Co.
  • a material represented by k SnO ⁇ ZnO),, (n > 0, n is an integer) may be used.
  • a material with an appropriate composition may be used depending on needed semiconductor characteristics and electric characteristics (e.g., field-effect mobility, threshold voltage, and the like).
  • needed semiconductor characteristics and electric characteristics e.g., field-effect mobility, threshold voltage, and the like.
  • the carrier density, the impurity concentration, the defect density, the atomic ratio of a metal element to oxygen, the interatomic distance, the density, and the like be set to be appropriate.
  • the energy gap of a metal oxide that can form the oxide semiconductor film 19 is 2 eV or more, preferably 2.5 eV or more, further preferably 3 eV or more. In this manner, the off-state current of a transistor can be reduced by using an oxide semiconductor having a wide energy gap.
  • the oxide semiconductor film 19 may have an amorphous structure, a single crystal structure, or a polycrystalline structure.
  • the oxide semiconductor film 19 may be in a non-single-crystal state, for example.
  • the non-single-crystal state is, for example, structured by at least one of c-axis aligned crystal (CAAC), polycrystal, microcrystal, and an amorphous part.
  • CAAC c-axis aligned crystal
  • the density of defect states of an amorphous part is higher than those of microcrystal and
  • CAAC The density of defect states of microcrystal is higher than that of CAAC.
  • an oxide semiconductor including CAAC is referred to as a CAAC-OS (c-axis aligned crystal oxide semiconductor).
  • the oxide semiconductor film 19 may include a CAAC-OS.
  • CAAC-OS for example, c-axes are aligned, and a-axes and/or b-axes are not macroscopically aligned.
  • the oxide semiconductor film 19 may include microcrystal.
  • an oxide semiconductor including microcrystal is referred to as a microcrystalline oxide semiconductor.
  • a microcrystalline oxide semiconductor film includes microcrystal (also referred to as nanocrystal) with a size greater than or equal to 1 nm and less than 10 nm, for example.
  • the oxide semiconductor film 19 may include an amorphous part.
  • an oxide semiconductor including an amorphous part is referred to as an amorphous oxide semiconductor.
  • An amorphous oxide semiconductor film for example, has disordered atomic arrangement and no crystalline component.
  • an amorphous oxide semiconductor film is, for example, absolutely amorphous and has no crystal part.
  • the oxide semiconductor film 19 may be a mixed film including any of a CAAC-OS, a microcrystalline oxide semiconductor, and an amorphous oxide semiconductor.
  • the mixed film for example, includes a region of an amorphous oxide semiconductor, a region of a microcrystalline oxide semiconductor, and a region of a CAAC-OS.
  • the mixed film may have a stacked structure including a region of an amorphous oxide semiconductor, a region of a microcrystalline oxide semiconductor, and a region of a CAAC-OS, for example.
  • oxide semiconductor film 19 may be in a single-crystal state, for example.
  • the oxide semiconductor film 19 preferably includes a plurality of crystal parts.
  • a c-axis is preferably aligned in a direction parallel to a normal vector of a surface where the oxide semiconductor film is formed or a normal vector of a surface of the oxide semiconductor film. Note that, among crystal parts, the directions of the a-axis and the b-axis of one crystal part may be different from those of another crystal part.
  • An example of such an oxide semiconductor film is a CAAC-OS film.
  • CAAC-OS film details of the CAAC-OS film are described. Note that in most cases, a crystal part in the CAAC-OS film fits inside a cube whose one side is less than 100 nm. In an image obtained with a transmission electron microscope (TEM), a boundary between crystal parts in the CAAC-OS film are not clearly detected. Further, with the TEM, a grain boundary in the CAAC-OS film is not clearly found. Thus, in the CAAC-OS film, a reduction in electron mobility due to the grain boundary is suppressed.
  • TEM transmission electron microscope
  • a c-axis is aligned in a direction parallel to a normal vector of a surface where the CAAC-OS film is formed or a normal vector of a surface of the CAAC-OS film.
  • metal atoms are arranged in a triangular or hexagonal configuration when seen from the direction perpendicular to the a-b plane, and metal atoms are arranged in a layered manner or metal atoms and oxygen atoms are arranged in a layered manner when seen from the direction perpendicular to the c-axis.
  • a term “perpendicular” includes a range from 80° to 100°, preferably from 85° to 95°.
  • a term “parallel” includes a range from -10° to 10°, preferably from -5° to 5°.
  • the CAAC-OS film distribution of crystal parts is not necessarily uniform.
  • the proportion of crystal parts in the vicinity of the surface of the oxide semiconductor film is higher than that in the vicinity of the surface where the oxide semiconductor film is formed in some cases.
  • crystallinity of the crystal part in a region to which the impurity is added is lowered in some cases.
  • the directions of the c-axes may be different from each other depending on the shape of the CAAC-OS film (the cross-sectional shape of the surface where the CAAC-OS film is formed or the cross-sectional shape of the surface of the CAAC-OS film).
  • the film deposition is accompanied with the formation of the crystal parts or followed by the formation of the crystal parts through crystallization treatment such as heat treatment.
  • the c-axes of the crystal parts are aligned in the direction parallel to a normal vector of the surface where the CAAC-OS film is formed or a normal vector of the surface of the CAAC-OS film.
  • the transistor In a transistor using the CAAC-OS film, change in electric characteristics due to irradiation with visible light or ultraviolet light is small. Thus, the transistor has high reliability.
  • the oxide semiconductor film 19 may have a structure in which a plurality of oxide semiconductor films is stacked.
  • the oxide semiconductor film 19 may be a stack of a first oxide semiconductor film and a second oxide semiconductor film that are formed using metal oxides with different compositions.
  • the first oxide semiconductor film may be formed using any of a two-component metal oxide, a three-component metal oxide, and a four-component metal oxide
  • the second oxide semiconductor film may be formed using any of these which is different from the oxide for the first oxide semiconductor film.
  • the constituent elements of the first oxide semiconductor film and the second oxide semiconductor film may be the same but the compositions of the constituent elements of the first oxide semiconductor film and the second oxide semiconductor film may be different from each other.
  • one of the first oxide semiconductor film and the second oxide semiconductor film which is closer to the gate electrode (on a channel side) preferably contains In and Ga such that their contents satisfy In > Ga.
  • the other which is farther from the gate electrode (on a back channel side) preferably contains In and Ga such that their contents satisfy In ⁇ Ga.
  • the s orbital of heavy metal mainly contributes to carrier transfer, and overlap of the s orbitals is likely to increase when the In content in the oxide semiconductor is increased. Therefore, an oxide having a composition of In > Ga has higher mobility than an oxide having a composition of In ⁇ Ga. Further, the formation energy of oxygen vacancy is larger and thus oxygen vacancy is less likely to occur in Ga than in In; thus, the oxide having a composition of In ⁇ Ga has more stable characteristics than the oxide having a composition of In > Ga.
  • An oxide semiconductor having a composition of In > Ga is used on the channel side and an oxide semiconductor having a composition of In ⁇ Ga is used on the back channel side, whereby the field-effect mobility and reliability of the transistor can be further improved.
  • oxide semiconductors having different crystallinities may be used for the first oxide semiconductor film and the second oxide semiconductor film. That is, the first oxide semiconductor film and the second oxide semiconductor film may be formed using a combination of any of a single crystal oxide semiconductor, a polycrystalline oxide semiconductor, a microcrystalline oxide semiconductor, an amorphous oxide semiconductor, and a CAAC-OS as appropriate.
  • an amorphous oxide semiconductor film is used for at least one of the first oxide semiconductor film and the second oxide semiconductor film, internal stress or external stress of the oxide semiconductor film 19 is relieved, variation in characteristics of a transistor is reduced, and the reliability of the transistor can be further improved.
  • the thickness of the oxide semiconductor film 19 is greater than or equal to 1 nm and less than or equal to 100 nm, preferably greater than or equal to 1 nm and less than or equal to 50 nm, further preferably greater than or equal to 1 nm and less than or equal to 30 nm, still further preferably greater than or equal to 3 nm and less than or equal to 20 nm.
  • the concentration of an alkali metal or an alkaline earth metal in the oxide is the concentration of an alkali metal or an alkaline earth metal in the oxide
  • 18 3 semiconductor film 19 is preferably lower than or equal to 1 x 10 atoms/cm , more preferably lower than or equal to 2 x 10 16 atoms/cm 3 .
  • an alkali metal or an alkaline earth metal is bonded to an oxide semiconductor, carriers are generated in some cases, which cause an increase in the off-state current of the transistor.
  • the oxide semiconductor film 19 may contain nitrogen at a concentration
  • the pair of electrodes 21 is formed with a single-layer structure or a stacked structure including, as a conductive material, any of metals such as aluminum, titanium, chromium, nickel, copper, yttrium, zirconium, molybdenum, silver, tantalum, and tungsten or an alloy containing any of these metals as a main component.
  • a conductive material any of metals such as aluminum, titanium, chromium, nickel, copper, yttrium, zirconium, molybdenum, silver, tantalum, and tungsten or an alloy containing any of these metals as a main component.
  • a transparent conductive material containing indium oxide, tin oxide, or zinc oxide may be used.
  • the insulating film 23 is formed with a single-layer structure or a stacked structure using one or more of silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, aluminum oxide, aluminum oxynitride, aluminum nitride oxide, aluminum nitride, and the like to a thickness greater than or equal to 30 nm and less than or equal to 500 nm, preferably greater than or equal to 100 nm and less than or equal to 400 nm.
  • the insulating film 23 is formed using an insulating film with high film density and few defects, typically an insulating film having a film density higher than or equal to 2.26 g/cm and lower than or equal to 2.63 g/cm 3 that is the theoretical value of film density, preferably higher than or equal to 2.30 g/cm and lower than or equal to 2.63 g/cm .
  • the spin density of a signal with a g value of 2.001 is 2x 10 spins/cm " or less, preferably the lower limit of detection (lx lO 15 spins/cm J ) or less in electron spin resonance. With the use of such an insulating film, a shift in the threshold voltage of the transistor can be reduced.
  • the concentration of indium in the insulating film 23 is higher than or equal to lx lO 15 atoms/cm 3 and lower than or equal to 5x l0 17 atoms/cm 3 .
  • the reason why the concentration of indium in the insulating film 23 is high is that indium in the oxide semiconductor film 19 is diffused into the insulating film 23 during the formation of the insulating film 23. Note that when the film formation temperature of the insulating film 23 is, for example, 350 °C or higher, the indium content in the insulating film 23 is increased.
  • the base insulating film 13 and the gate electrode 15 are formed over the substrate 11, and then the gate insulating film 17 is formed over the gate electrode 15. Next, an oxide semiconductor film 18 is formed over the gate insulating film 17.
  • the base insulating film 13 is formed by a sputtering method, a CVD method, or the like.
  • a silicon oxynitride film having a thickness of 100 nm is formed by a
  • a method for forming the gate electrode 15 is described below. First, a conductive film is formed by a sputtering method, a CVD method, an evaporation method, or the like. Then, a mask is formed over the conductive film by a photolithography step. Next, part of the conductive film is etched with the use of the mask to form the gate electrode 15. After that, the mask is removed.
  • the gate electrode 15 may be formed by an electrolytic plating method, a printing method, an inkjet method, or the like instead of the above formation method.
  • a 100 nm-thick tungsten film is formed by a sputtering method.
  • a mask is formed by a photolithography step, and the tungsten film is subjected to dry etching with the use of the mask to form the gate electrode 15.
  • a silicon oxide film or a silicon oxynitride film is formed under the following conditions: a substrate placed in a process chamber evacuated to a vacuum level in a plasma CVD apparatus is held at a temperature higher than or equal to 300 °C and lower than or equal to 400 °C, preferably higher than or equal to 320 °C and lower than or equal to 380 °C; a source gas is introduced into the process chamber to set the pressure in the process chamber to be higher than or equal to 30 Pa and lower than or equal to 250 Pa, preferably higher than or equal to 40 Pa and lower than or equal to 200 Pa; and the high-frequency power supplied to an electrode provided in the process chamber is greater than or equal to 0.17 W/cm 2 and less than or equal to 0.5 W/cm 2 , preferably greater than or equal to 0.26 W/cm 2 and less than or equal to 0.35 W/cm 2 .
  • a deposition gas containing silicon and an oxidation gas is preferably used as a source gas of the gate insulating film 17.
  • Typical examples of the deposition gas containing silicon include silane, disilane, trisilane, and silane fluoride.
  • Examples of the oxidation gas include oxygen, ozone, dinitrogen monoxide, nitrogen dioxide, and dry air.
  • the power density of high-frequency power is made high as described above; thus, the efficiency of decomposing the source gas in plasma is improved, oxygen radicals are increased, and oxidation of the deposition gas containing silicon is promoted. Further, by setting the substrate temperature in the above range, the bonding strength between silicon and oxygen is improved. Consequently, as the gate insulating film, an insulating film with high film density and few dangling bonds of silicon, that is, a silicon oxide film or a silicon oxynitride film with high film density and few defects can be formed.
  • a 250 nm-thick silicon oxynitride film is formed by a CVD method, whereby the gate insulating film 17 is formed.
  • the oxide semiconductor film 18 is formed by a sputtering method, a coating method, a pulsed laser deposition method, a laser ablation method, or the like.
  • the oxide semiconductor film 18 is formed by a sputtering method
  • a power supply device for generating plasma an RF power supply device, an AC power supply device, a DC power supply device, or the like can be used as appropriate.
  • a rare gas (typically argon) atmosphere, an oxygen gas atmosphere, or a mixed gas atmosphere of a rare gas and oxygen is used as appropriate.
  • the proportion of oxygen is preferably higher than that of a rare gas.
  • a target may be selected as appropriate depending on composition of the oxide semiconductor film 18 to be formed.
  • the oxide semiconductor film 18 is formed by a sputtering method
  • deposition is performed at a substrate temperature higher than or equal to 150 °C and lower than or equal to 750 °C, preferably higher than or equal to 150 °C and lower than or equal to 450 °C, further preferably higher than or equal to 200 °C and lower than or equal to 350 °C to form the oxide semiconductor film 18, whereby a CAAC-OS film can be formed.
  • the CAAC-OS film is formed by a sputtering method using a polycrystalline oxide semiconductor sputtering target.
  • a crystal region included in the sputtering target may be separated from the target along an a-b plane; in other words, a sputtered particle having a plane parallel to an a-b plane (flat-plate-like sputtered particle or pellet-like sputtered particle) may flake off from the sputtering target.
  • the flat-plate-like sputtered particle reaches a substrate while maintaining their crystal state, whereby the CAAC-OS film can be formed.
  • the following conditions are preferably used.
  • the crystal state can be prevented from being broken by the impurities.
  • the concentration of impurities e.g., hydrogen, water, carbon dioxide, or nitrogen
  • the concentration of impurities in a deposition gas may be reduced.
  • a deposition gas whose dew point is -80 °C or lower, preferably -100 °C or lower is used.
  • the substrate heating temperature during the deposition is higher than or equal to 100 °C and lower than the strain point of the substrate, preferably higher than or equal to 200 °C and lower than or equal to 500 °C.
  • the proportion of oxygen in the deposition gas be increased and the power be optimized in order to reduce plasma damage at the deposition.
  • the proportion of oxygen in the deposition gas is 30 vol or higher, preferably 100 vol .
  • an In-Ga-Zn-based metal oxide target is described below.
  • the In-Ga-Zn-based metal oxide target which is polycrystalline, is made by mixing ⁇ powder, GaOy powder, and Zn(3 ⁇ 4 powder in a predetermined molar ratio, applying pressure, and performing heat treatment at a temperature higher than or equal to 1000 °C and lower than or equal to 1500 °C.
  • X, F and Z are given positive numbers.
  • the predetermined molar ratio of InO powder to GaOy powder and ZnO z powder is, for example, 2:2: 1, 8:4:3, 3: 1 : 1, 1 : 1 :1, 4:2:3, or 3: 1 :2.
  • the kinds of powder and the molar ratio for mixing powder may be determined as appropriate depending on the desired sputtering target.
  • the oxide semiconductor film 19 that has been subjected to element isolation is formed over the gate insulating film 17 so as to overlap with part of the gate electrode 15.
  • the oxide semiconductor film 19 that has been subjected to element isolation can be formed in such a manner that a mask is formed over the oxide semiconductor film 18 through a photolithography step and then part of the oxide semiconductor film 18 is etched with the use of the mask.
  • the oxide semiconductor film 19 that is subjected to element isolation can be formed directly.
  • the oxide semiconductor film 18 is formed to a thickness of 35 nm by a sputtering method, a mask is formed over the oxide semiconductor film 18, and part of the oxide semiconductor film 18 is selectively etched, so that the oxide semiconductor film 19 is formed. After that, the mask is removed.
  • the pair of electrodes 21 is formed.
  • a method for forming the pair of electrodes 21 is described below. First, a conductive film is formed by a sputtering method, a CVD method, an evaporation method, or the like. Then, a mask is formed over the conductive film by a photolithography step. Next, the conductive film is etched with the use of the mask to form the pair of electrodes 21. After that, the mask is removed.
  • a 50 nm-thick tungsten film, a 400 nm-thick aluminum film, and a 100 nm-thick titanium film are formed by a sputtering method in this order to form a stack.
  • a mask is formed over the titanium film by a photolithography step and the tungsten film, the aluminum film, and the titanium film are subjected to dry etching with the use of the mask to form the pair of electrodes 21.
  • cleaning treatment is preferably performed to remove an etching residue.
  • a short circuit of the pair of electrodes 21 can be suppressed by this cleaning treatment.
  • the cleaning treatment can be performed using an alkaline solution such as a tetramethylammonium hydroxide (TMAH) solution, an acidic solution such as a diluted hydrofluoric acid solution, an oxalic acid solution, or a phosphorus acid solution, or water.
  • TMAH tetramethylammonium hydroxide
  • the insulating film 23 is formed.
  • the insulating film 23 is formed by a CVD method or a sputtering method.
  • a silicon oxide film or a silicon oxynitride film may be formed under the following conditions: a substrate is placed in a process chamber evacuated to a vacuum level in a plasma CVD apparatus; the substrate is held at a temperature higher than or equal to 180 °C and lower than or equal to 250 °C, preferably higher than or equal to 180 °C and lower than or equal to 230 °C; a source gas is introduced into the process chamber to set a pressure in the process chamber to be higher than or equal to 100 Pa and lower than or equal to 250 Pa, preferably higher than or equal to 100 Pa and lower than or equal to 200 Pa; and a high-frequency power greater than or equal to 0.17 W/cm " and less than or equal to 0.5 W/cnr, preferably greater than or equal to 0.25 W/cm 2 and less than or equal to 0.35 W/cm 2 is supplied to an electrode provided in the process chamber.
  • a deposition gas containing silicon and an oxidation gas is preferably used as a source gas of the insulating film 23 .
  • Typical examples of the deposition gas containing silicon include silane, disilane, trisilane, and silane fluoride.
  • Examples of the oxidation gas include oxygen, ozone, dinitrogen monoxide, and nitrogen dioxide.
  • the high-frequency power with the above power density is supplied in the process chamber under the above pressure, whereby the decomposition efficiency of the source gas in plasma is increased, oxygen radicals are increased, and oxidation of the deposition gas containing silicon is promoted; thus, the oxygen content in the insulating film 23 is in excess of that of the stoichiometric composition.
  • the bond between silicon and oxygen is weak, and accordingly, part of oxygen in the film is released by heat treatment in the later step.
  • an oxide insulating film in which the oxygen content is in excess of that of the stoichiometric composition can be formed.
  • an oxide insulating film from which part of contained oxygen is released by heating can be formed.
  • oxygen can be diffused to the oxide semiconductor film 19 through the heat treatment. As a result, oxygen vacancies in the oxide semiconductor film 19 can be filled.
  • the heat treatment is performed typically at a temperature higher than or equal to 150 °C and lower than the strain point of the substrate, preferably higher than or equal to 250 °C and lower than or equal to 450 °C, further preferably higher than or equal to 300 °C and lower than or equal to 450 °C.
  • An electric furnace, a rapid thermal annealing (RTA) apparatus, or the like can be used for the heat treatment.
  • RTA rapid thermal annealing
  • the heat treatment can be performed at a temperature higher than or equal to the strain point of the substrate if the heating time is short.
  • the time during which oxygen is diffused from the insulating film 23 to the oxide semiconductor film 19 can be shortened.
  • the heat treatment may be performed in an atmosphere of nitrogen, oxygen, ultra-dry air (air in which the water content is 20 ppm or less, preferably 1 ppm or less, further preferably 10 ppb or less), or a rare gas (argon, helium, or the like).
  • the heat treatment is performed at 350 °C for 1 hour in an atmosphere of nitrogen and oxygen.
  • a transistor in which a shift in threshold voltage is small and which has excellent characteristics can be manufactured.
  • a highly reliable transistor in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • FIGS. 1A to 1C a transistor having a structure different from that in FIGS. 1A to 1C will be described with reference to FIG. 3 and FIGS. 4A to 4E.
  • a gate insulating film, and an insulating film over an oxide semiconductor film have a stacked structure, which will be described with reference to FIG. 3.
  • a transistor 30 illustrated in FIG. 3 includes the base insulating film 13 over the substrate 11 and the gate electrode 15 over the base insulating film 13.
  • a gate insulating film 33 including an insulating film 31 and an insulating film 32 is provided over the base insulating film 13 and the gate electrode 15.
  • An oxide semiconductor film 20 is provided so as to overlap with the gate electrode 15 with the gate insulating film 33 interposed therebetween, and the pair of electrodes 21 is provided in contact with the oxide semiconductor film 20.
  • a protective film 37 including an insulating film 34 and an insulating film 36 is formed over the gate insulating film 33, the oxide semiconductor film 20, and the pair of electrodes 21.
  • the gate insulating film 33 has a stacked structure of the insulating film 31 and the insulating film 32.
  • silicon nitride oxide, silicon nitride, aluminum oxide, hafnium oxide, gallium oxide, a Ga-Zn-based metal oxide, or the like may be used.
  • an oxide insulating film from which oxygen is released by heating may be used. With the use of, as the insulating film 31, a film from which oxygen is released by heating, interface states at the interface between the insulating film 32 and the oxide semiconductor film 20 can be reduced; thus, a transistor with less variation in electric characteristics can be provided.
  • an insulating film which blocks oxygen, hydrogen, water, and the like is provided as the insulating film 31 , oxygen can be prevented from diffusing from the oxide semiconductor film 20 to the outside, and hydrogen and water can be prevented from entering the oxide semiconductor film 20 from the outside.
  • an aluminum oxide film, an aluminum oxynitride film, a gallium oxide film, a gallium oxynitride film, an yttrium oxide film, an yttrium oxynitride film, a hafnium oxide film, a hafnium oxynitride film, and the like can be given.
  • the insulating film 31 may be formed using a high-k material such as hafnium silicate (HfSiO A ), hafnium silicate to which nitrogen is added (HfSi O y N 2 ), hafnium aluminate to which nitrogen is added (HfALO y N;), hafnium oxide, or yttrium oxide, so that gate leakage current of the transistor can be reduced.
  • a high-k material such as hafnium silicate (HfSiO A ), hafnium silicate to which nitrogen is added (HfSi O y N 2 ), hafnium aluminate to which nitrogen is added (HfALO y N;), hafnium oxide, or yttrium oxide, so that gate leakage current of the transistor can be reduced.
  • an insulating film including any of the above materials is formed with a thickness greater than or equal to 5 nm and less than or equal to 400 nm.
  • a silicon oxide film or a silicon oxynitride film is formed with a thickness greater than or equal to 5 nm and less than or equal to 400 nm. Note that the thicknesses of the insulating film 31 and the insulating film 32 may be determined such that the sum of the thicknesses of the two insulating films is within the range of the thickness of the gate insulating film 17 in the transistor 10 in FIGS. 1 A to 1C.
  • the oxide semiconductor film 20 is exposed to plasma generated in an oxidation atmosphere.
  • an atmosphere of oxygen, ozone, dinitrogen monoxide, or the like can be given.
  • a parallel plate plasma CVD apparatus is used, plasma is generated under a condition where bias is applied to an upper electrode but is not applied to a lower electrode on which the substrate 11 is placed, and the oxide semiconductor film is exposed to the plasma.
  • oxygen can be supplied to the oxide semiconductor film 20 with less damage, and the amount of oxygen vacancies in the oxide semiconductor film 20 can be reduced.
  • the insulating film 32 and the insulating film 34 are formed in contact with the oxide semiconductor film 20.
  • the insulating film 32 and the insulating film 34 are each an insulating film with high film density and few defects.
  • the insulating film 32 and the insulating film 34 are each typically an insulating film having a film density higher 3 3
  • the insulating film 32 that is an insulating film with high film density, impurities can be prevented from entering the oxide semiconductor film 20 from the substrate 11, the base insulating film 13, the gate electrode 15, and the insulating film 31. Furthermore, with the insulating film 34, the amount of oxygen released from the oxide semiconductor film 20 through heat treatment performed after the formation of the insulating film 34 can be reduced; thus, the amount of oxygen vacancies in the oxide semiconductor film 20 can be reduced.
  • the concentration of indium in the insulating film 34 is higher than or equal to lx lO 15 atoms/cm 3 and lower than or equal to 5xl0 17 atoms/cm 3 .
  • the reason why the concentration of indium in the insulating film 34 is high is that indium in the oxide semiconductor film 20 is diffused into the insulating film 34 during the formation of the insulating film 34. Note that when the film formation temperature of the insulating film 34 is, for example, 350 °C or higher, the indium content in the insulating film 34 is increased.
  • a silicon oxide film, a silicon oxynitride film, or the like can be used as each of the insulating film 32 and the insulating film 34.
  • the insulating film 36 is formed with a single-layer structure or a stacked structure using one or more of silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, aluminum oxide, aluminum oxynitride, aluminum nitride oxide, aluminum nitride, and the like to a thickness greater than or equal to 30 nm and less than or equal to 500 nm, preferably greater than or equal to 100 nm and less than or equal to 400 nm.
  • an oxide insulating film in which the oxygen content is in excess of that of the stoichiometric composition may be provided.
  • the transistor 30 includes the oxide semiconductor film which has been exposed to the plasma generated in the oxidizing atmosphere and has few oxygen vacancies. Exposed portions of the oxide semiconductor film are covered with the insulating films 32 and 34 with high film density and few defects. Consequently, the transistor has excellent electric characteristics in which a shift in threshold voltage and a variation in electric characteristics are small. In addition, a transistor having excellent electric characteristics in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • the base insulating film 13 and the gate electrode 15 are formed over the substrate 11 as in the process illustrated in FIGS. 2A to 2D.
  • the insulating films 31 and 32 functioning as the gate insulating film 33 are formed.
  • the insulating film 31 is formed by a CVD method or a sputtering method.
  • the insulating film 32 is formed under conditions similar to those for the gate insulating film 17 in the transistor 10; thus, a silicon oxide film or a silicon oxynitride film with high film density and few defects is formed as the insulating film 32.
  • a silicon nitride film having a thickness of 50 nm is formed by a CVD method.
  • a silicon oxynitride film having a thickness of 200 nm is formed under conditions similar to those for the gate insulating film 17 in the transistor 10. A silicon oxynitride film with high film density and few defects can be formed under such conditions.
  • the gate insulating film 33 is formed to have a large thickness and preferably has a stacked structure of a silicon nitride film with a resistivity higher than or equal to J x 10° ⁇ • cm and lower than or equal to 1 x 10 15 ⁇ -cm and a silicon oxynitride film, whereby in a transistor formed later, electrostatic breakdown caused between the gate electrode 15 and the oxide semiconductor film 20 or between the gate electrode 15 and the pair of electrodes 21 can be suppressed.
  • the oxide semiconductor film 19 is formed over the gate insulating film 33 as in the process illustrated in FIGS. 2A to 2D.
  • the pair of electrodes 21 is formed.
  • the oxide semiconductor film 19 is exposed to plasma generated in an oxidation atmosphere, and oxygen 22 is supplied to the oxide semiconductor film 19, so that the oxide semiconductor film 20 shown in FIG. 4D is formed.
  • an atmosphere of oxygen, ozone, dinitrogen monoxide, or the like can be given.
  • plasma treatment plasma is generated under a condition where bias is not applied to a lower electrode on which the substrate 11 is placed, and the oxide semiconductor film 19 is exposed to the plasma. As a result, oxygen can be supplied to the oxide semiconductor film 19 without damage.
  • the oxide semiconductor film 19 is exposed to oxygen plasma generated in the following manner: dinitrogen monoxide is introduced into the process chamber of the plasma CVD apparatus; and a high-frequency power of 150 W is supplied to an upper electrode provided in the process chamber with a high-frequency power supply of 27.12 MHz.
  • the insulating film 34 is formed over the oxide semiconductor film 20 and the pair of electrodes 21.
  • a silicon oxynitride film having a thickness of 10 nm is formed under conditions similar to those for the gate insulating film 17 in the transistor 10.
  • a silicon oxynitride film with high film density and few defects can be formed under such conditions.
  • oxygen 35 may be added to the insulating film 34.
  • a method for adding the oxygen 35 to the insulating film 34 an ion implantation method, an ion doping method, plasma treatment, or the like can be given.
  • the insulating film 34 can be an oxide insulating film in which the oxygen content is in excess of that of the stoichiometric composition.
  • the insulating film 36 is formed over the insulating film 34 as illustrated in FIG. 4E.
  • a silicon oxide film or a silicon oxynitride film is formed under the following conditions: a substrate is placed in a process chamber evacuated to a vacuum level in a plasma CVD apparatus; the substrate is held at a temperature higher than or equal to 180 °C and lower than or equal to 250 °C, preferably higher than or equal to 180 °C and lower than or equal to 230 °C; a source gas is introduced into the process chamber to set a pressure in the process chamber to be higher than or equal to 100 Pa and lower than or equal to 250 Pa, preferably higher than or equal to 100 Pa and lower than or equal to 200 Pa; and a high-frequency power greater than or equal to 0.17 W/cm " and less than or equal to 0.5 W/cnr, preferably greater than or equal to 0.25 W/cm 2 and less than or equal to 0.35 W/cm 2 is supplied to an electrode provided in the
  • a transistor in which the negative shift of the threshold voltage is reduced can be manufactured.
  • a transistor having excellent electric characteristics in which a shift in threshold voltage and a variation in electric characteristics are small can be manufactured.
  • a highly reliable transistor in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • a transistor 100 shown in this embodiment is a top-gate transistor, which is different from the transistors in Embodiment 1.
  • FIG. 5 A to 5C are a top view and cross-sectional views of the transistor 100.
  • FIG. 5A is a top view of the transistor 100
  • FIG. 5B is a cross-sectional view taken along dashed-dotted line A-B in FIG. 5A
  • FIG. 5C is a cross-sectional view taken along dashed-dotted line C-D in FIG. 5 A.
  • a substrate 101, a base insulating film 103, some components of the transistor 100 (e.g., a gate insulating film 109), an insulating film 113, and the like are not illustrated for simplicity.
  • the transistor 100 illustrated in FIGS. 5A to 5C includes an oxide semiconductor film 105 over the base insulating film 103, a pair of electrodes 107 in contact with the oxide semiconductor film 105, the gate insulating film 109 in contact with the base insulating film 103, the oxide semiconductor film 105, and the pair of electrodes 107, and a gate electrode 111 overlapping with the oxide semiconductor film 105 with the gate insulating film 109 interposed therebetween.
  • the insulating film 113 covering the gate insulating film 109 and the gate electrode 111 is provided.
  • wirings 115 may be provided in contact with the pair of electrodes 107 through openings 110 formed in the gate insulating film 109 and the insulating film 113.
  • the pair of electrodes 107 and the gate electrode 111 overlap with each other with the gate insulating film 109 interposed therebetween.
  • a region facing the gate electrode 111 with the gate insulating film 109 interposed therebetween functions as a channel region, and regions in contact with the pair of electrodes 107 function as a source region and a drain region.
  • the channel region and the source or drain region are in contact with each other.
  • the gate insulating film 109 is an insulating film with high film density and few defects.
  • the film density of the gate insulating film 109 is high; typically, the film density of the gate insulating film 109 is higher than or equal to 2.26 g/cm 3 and lower than or equal to 2.63 g/cm 3 that is the theoretical value of film density, preferably higher than or equal to 2.30 g/cm 3 and lower than or equal to 2.63 g/cm .
  • Dangling bonds of silicon contained in the gate insulating film 109 are extremely few; the spin density of a signal of E'-center (g value: 2.001) showing dangling bonds of silicon is 2x10 spins/cm " or less, preferably the lower limit of detection (lxlO 15 spins/cm 3 ) or less in electron spin resonance (ESR). For this reason, a shift in the threshold voltage of the transistor 100 including the gate insulating film 109 is small, and thus the transistor 100 has excellent electric characteristics.
  • the gate insulating film 109 can be formed using silicon oxide or silicon oxynitride, for example.
  • the concentration of indium in the gate insulating film 109 is higher than or equal to lxlO 15 atoms/cm 3 and lower than or equal to 5xl0 17 atoms/cm 3 .
  • the reason why the concentration of indium in the gate insulating film 109 is high is that indium in the oxide semiconductor film 105 is diffused into the gate insulating film 109 during the formation of the gate insulating film 109. Note that when the film formation temperature of the gate insulating film 109 is, for example, 350 °C or higher, the indium content in the gate insulating film 109 is increased.
  • the substrate 101 a substrate which is given as an example of the substrate 11 in Embodiment 1 can be used as appropriate.
  • the base insulating film 103 is preferably formed using an oxide insulating film from which part of oxygen is released by heating.
  • an oxide insulating film in which the oxygen content is in excess of that of the stoichiometric composition is preferably used.
  • the oxide insulating film from which part of oxygen is released by heating can make oxygen diffuse into the oxide semiconductor film by heat treatment.
  • Typical examples of the base insulating film 103 are films of silicon oxide, silicon oxynitride, silicon nitride oxide, gallium oxide, hafnium oxide, yttrium oxide, aluminum oxide, aluminum oxynitride, and the like.
  • the thickness of the base insulating film 103 is greater than or equal to 50 nm, preferably greater than or equal to 200 nm and less than or equal to 3000 nm, further preferably greater than or equal to 300 nm and less than or equal to 1000 ran. With the use of the thick base insulating film 103, the amount of oxygen released from the base insulating film 103 can be increased, and the interface state at the interface between the base insulating film 103 and an oxide semiconductor film formed later can be reduced.
  • to release part of oxygen by heating means that the amount of released oxygen converted into oxygen atoms is greater than or equal to 1.0 x 10 18 atoms/cm 3 , preferably greater than or equal to 3.0 x 10 " atoms/cm in thermal desorption spectroscopy (TDS) analysis.
  • TDS thermal desorption spectroscopy
  • the insulating film from which part of oxygen is released by heating may be oxygen-excess silicon oxide (SiO ⁇ (X > 2)).
  • the number of oxygen atoms per unit volume is more than twice the number of silicon atoms per unit volume. The number of silicon atoms and the , number of oxygen atoms per unit volume are measured by
  • the amount of released gas in the TDS analysis is proportional to an integral value of a spectrum.
  • the reference value of a standard sample is the ratio of density of a predetermined atom contained in a sample to the integral value of a spectrum.
  • the number of released oxygen molecules (N02) from an insulating film can be found according to Formula 1 with the TDS analysis results of a silicon wafer containing hydrogen at a predetermined density that is the standard sample and the TDS analysis results of the insulating film.
  • all the spectra having a mass number of 32 that are obtained by the TDS analysis are assumed to originate from an oxygen molecule.
  • CH 3 OH which is given as a gas having a mass number of 32, is not taken into consideration on the assumption that it is unlikely to be present.
  • an oxygen molecule including an oxygen atom having a mass number of 17 or 18 that is an isotope of an oxygen atom is not taken into consideration either because the proportion of such a molecule in the natural world is minimal.
  • N 0 2 NH 2 /SH2 X S02 x c (Formula 1).
  • N H 2 is the value obtained by conversion of the number, of hydrogen molecules released from the standard sample into density
  • SH2 is the integral value of a spectrum of the standard sample which is analyzed by TDS.
  • the reference value of the standard sample is expressed by N H 2/SH2-
  • S02 i the integral value of a spectrum of the insulating film which is analyzed by TDS
  • a is a coefficient which influences spectrum intensity in the TDS analysis.
  • the above value of the amount of oxygen released from the insulating film is obtained by measurement with a thermal desorption spectrometer produced by ESCO Ltd., EMD-WA1000S/W using a silicon wafer containing hydrogen atoms at 1 x 10 16 atoms/cm " as the standard sample.
  • oxygen is partly detected as an oxygen atom.
  • the ratio between oxygen molecules and oxygen atoms can be calculated from the ionization rate of oxygen molecules. Note that, since the above a is determined considering the ionization rate of oxygen molecules, the number of released oxygen atoms can be estimated through the evaluation of the number of the released oxygen molecules.
  • the amount of released oxygen when converted into oxygen atoms is twice the number of the released oxygen molecules.
  • the base insulating film 103 may be formed using an insulating film with high film density and few defects, typically an insulating film whose film density is higher than or equal to 2.26 g/cm and lower than or equal to 2.63 g/cm 3 that is the theoretical value of film density, preferably higher than or equal to 2.30 g/cm 3 and lower than or equal to 2.63 g/cm 3 and whose spin density of a signal with a g value of 2.001 is 2x10 spins/cm " or less in electron spin resonance.
  • an insulating film with high film density and few defects typically an insulating film whose film density is higher than or equal to 2.26 g/cm and lower than or equal to 2.63 g/cm 3 that is the theoretical value of film density, preferably higher than or equal to 2.30 g/cm 3 and lower than or equal to 2.63 g/cm 3 and whose spin density of a signal with a g value of 2.001 is 2x10 spins/cm " or less
  • the base insulating film 103 may have a stacked structure in which an insulating film with high film density and few defects which is similar to the gate insulating film 109 is provided on the oxide semiconductor film 105 side.
  • the insulating film has a film density higher than or equal to 2.26 g/cm and lower than or equal to 2.63 g/cm 3 and has a spin density of a signal with a g value of 2.001 is 2xl0 15 spins/cm 3 or less, preferably the lower limit of detection (lxlO 15 spins/cm 3 ) or less in electron spin resonance. With the use of such an insulating film, a shift in the threshold voltage of the transistor can be reduced.
  • the oxide semiconductor film 105 can be formed in a manner similar to that of the oxide semiconductor film 19 in Embodiment 1.
  • the pair of electrodes 107 can be formed in a manner similar to that of the pair of electrodes 21 shown in Embodiment 1. Note that the length of the pair of electrodes 107 in the channel width direction is larger than that of the oxide semiconductor film 105, and seen in the cross section in the channel length direction, the pair of electrodes 107 covers end portions of the oxide semiconductor film 105. With such a structure, the area of contact between the pair of electrodes 107 and the oxide semiconductor film 105 is increased. Thus, the contact resistance between the oxide semiconductor film 105 and the pair of electrodes 107 can be reduced, and the on-state current of the transistor can be increased.
  • the gate electrode 111 can be formed in a manner similar to that of the gate electrode 15 in Embodiment 1.
  • the insulating film 113 can be formed in a manner similar to that of the insulating film 23 in Embodiment 1.
  • the wirings 115 can be formed using a material that can be used for the pair of electrodes 107 as appropriate.
  • the base insulating film 103 is formed over the substrate 101.
  • the oxide semiconductor film 105 is formed over the base insulating film 103.
  • the base insulating film 103 is formed by a sputtering method, a CVD method, or the like.
  • the amount of oxygen in a deposition gas is preferably large, and oxygen, a mixed gas of oxygen and a rare gas, or the like can be used.
  • the oxygen concentration in a deposition gas is preferably higher than or equal to 6 % and lower than or equal to 100 %.
  • an oxide insulating film is formed by a CVD method as the base insulating film 103
  • hydrogen or water derived from a source gas is sometimes mixed in the oxide insulating film.
  • heat treatment is preferably performed as dehydrogenation or dehydration.
  • the amount of oxygen released by heating can be increased.
  • an ion implantation method an ion doping method, a plasma immersion ion implantation method, plasma treatment, or the like can be used.
  • the oxide semiconductor film 105 can be formed as appropriate by a formation method similar to that of the oxide semiconductor film 19 described in Embodiment 1.
  • planarity of the surface of the base insulating film 103 serving as a base insulating film of the oxide semiconductor film is preferably improved.
  • the average surface roughness (R a ) of the base insulating film 103 is preferably 1 nm or less, further preferably 0.3 nm or less, still preferably 0.1 nm or less.
  • average surface roughness (R a ) is obtained by three-dimensional expansion of arithmetic mean surface roughness that is defined by JIS B 0601 :2001 (IS04287: 1997) so as to be applied to a curved surface, and is an average value of the absolute values of deviations from a reference surface to a specific surface.
  • planarization treatment one or more can be selected from chemical mechanical polishing (CMP) treatment, dry etching treatment, plasma treatment (reverse sputtering), and the like.
  • the plasma treatment is the one in which minute unevenness of the surface is reduced by introducing an inert gas such as an argon gas into a vacuum chamber and applying an electric field so that a surface to be processed serves as a cathode.
  • heat treatment is preferably performed.
  • part of oxygen contained in the base insulating film 103 can be diffused to the vicinity of the interface between the base insulating film 103 and the oxide semiconductor film 105.
  • the interface state in the vicinity of the interface between the base insulating film 103 and the oxide semiconductor film 105 can be reduced.
  • the temperature of the heat treatment is typically higher than or equal to 150 °C and lower than the strain point of the substrate, preferably higher than or equal to 250 °C and lower than or equal to 450 °C, further preferably higher than or equal to 300 °C and lower than or equal to 450 °C.
  • the heat treatment is performed in an inert gas atmosphere containing nitrogen or a rare gas such as helium, neon, argon, xenon, or krypton.
  • the heat treatment may be performed in an inert gas atmosphere first, and then in an oxygen atmosphere. It is preferable that the above inert gas atmosphere and the above oxygen atmosphere do not contain hydrogen, water, and the like.
  • the treatment time is 3 minutes to 24 hours.
  • the oxide semiconductor film 105 may be formed in the following manner: an oxide semiconductor film that is to be the oxide semiconductor film 105 in a later step is formed over the base insulating film 103; heat treatment is performed thereon; and part of the oxide semiconductor film is etched. By the above steps, oxygen contained in the base insulating film 103 can be diffused more in the vicinity of the interface between the base insulating film 103 and the oxide semiconductor film 105.
  • the pair of electrodes 107 is formed.
  • the pair of electrodes 107 can be formed as appropriate by a formation method similar to that of the pair of electrodes 21 described in Embodiment 1.
  • the pair of electrodes 107 can be formed by a printing method or an inkjet method.
  • the gate insulating film 109 is formed, and then, the gate electrode 111 is formed over the gate insulating film 109 as illustrated in FIG. 6C.
  • the gate insulating film 109 is formed by a method similar to that for forming the gate insulating film 17 in Embodiment 1 as appropriate, whereby the gate insulating film 109 can be a silicon oxide film or a silicon oxynitride film with high film density and few defects.
  • CAAC-OS film is formed or the surface of the CAAC-OS film.
  • oxygen release occurs from the side surface of the oxide semiconductor film 105 that has been subjected to element isolation, and oxygen vacancies tend to be formed in the side surface.
  • the gate insulating film 109 an oxide insulating film from which part of oxygen is released by heating and a metal oxide film (which is to be over the oxide insulating film) are formed over the oxide semiconductor film 105, oxygen release from the side surface of the oxide semiconductor film 105 can be suppressed. As a result, an increase in conductivity of the side surface of the oxide semiconductor film 105 can be suppressed.
  • the gate electrode 111 can be formed as appropriate by a formation method similar to that of the gate electrode 15 in Embodiment 1.
  • the insulating film 113 is formed over the gate insulating film 109 and the gate electrode 111, and then the wirings 115 connected to the pair of electrodes 107 are formed as illustrated in FIG. 6D.
  • the insulating film 113 can be formed in a manner similar to that of the insulating film 23 in Embodiment 1.
  • heat treatment is performed as in Embodiment 1.
  • the heat treatment is performed typically at a temperature higher than or equal to 150 °C and lower than the strain point of the substrate, preferably higher than or equal to 250 °C and lower than or equal to 450 °C, further preferably higher than or equal to 300 °C and lower than or equal to 450 °C.
  • a mask is formed over the conductive film and the conductive film is etched, so that the wirings 115 are formed.
  • the mask can be formed over the conductive film by a printing method, an inkjet method, or a photolithography method as appropriate. Then, the mask is removed.
  • the wirings 115 may be formed by a dual damascene method.
  • a transistor 120 described in this embodiment is different from the transistor 100 described in Embodiment 2 in that a gate electrode does not overlap with a pair of electrodes and a dopant is added to an oxide semiconductor film.
  • FIGS. 7A and 7B are a top view and a cross-sectional view of the transistor 120.
  • FIG. 7A is a top view of the transistor 120
  • FIG. 7B is a cross-sectional view taken along dashed line A-B in FIG. 7A. Note that in FIG. 7A, the substrate 101, the base insulating film 103, some components of the transistor 120 (e.g., the gate insulating film 109), the insulating film 113, and the like are not illustrated for simplicity.
  • the transistor 120 illustrated in FIG. 7B includes an oxide semiconductor film 121 over the base insulating film 103, the pair of electrodes 107 in contact with the oxide semiconductor film 121, the gate insulating film 109 in contact with the base insulating film 103, the oxide semiconductor film 121, and the pair of electrodes 107, and the gate electrode 129 overlapping with the oxide semiconductor film 121 with the gate insulating film 109 interposed therebetween.
  • the insulating film 113 covering the gate insulating film 109 and the gate electrode 129 is provided.
  • the wirings 115 may provided in contact with the pair of electrodes 107 through the openings 110 formed in the gate insulating film 109 and the insulating film 113 (see FIG. 7A).
  • the oxide semiconductor film 121 includes a first region 123 overlapping with the gate electrode 129 with the gate insulating film 109 interposed therebetween, a pair of second regions 125 to which dopant is added, and a pair of third regions 127 in contact with the pair of electrodes 107. Note that dopant is not added to the first region 123 or the third regions 127.
  • the pair of second regions 125 is provided such that the first region 123 is sandwiched therebetween.
  • the pair of third regions 127 is provided so that the first region 123 and the second regions 125 are sandwiched therebetween.
  • the first region 123 functions as a channel region in the transistor 120. From a region in the third regions 127, which is in contact with the pair of electrodes 107, part of contained oxygen is diffused to the pair of electrodes 107, so that oxygen vacancies are caused, and accordingly such a region becomes an n-type region. Thus, parts of the third regions 127 function as a source region and a drain region.
  • the second regions have high conductivity because dopant is added thereto, and thus function as a low resistance region which has a function of reducing resistance between the channel region and the source or drain region. Therefore, the on-state current and field-effect mobility of the transistor 120 can be increased.
  • dopant added to the second regions 125 at least one of boron, nitrogen, phosphorus, and arsenic can be given.
  • at least one of helium, neon, argon, krypton, and xenon can be given.
  • dopant may contain at least one of boron, nitrogen, phosphorus, and arsenic and at least one of helium, neon, argon, krypton, and xenon in appropriate combination.
  • the dopant concentration of the pair of second regions 125 is higher than or equal to 5 x 10 18 atoms/cm 3 and lower than or equal to 1 x 10 22 atoms/cm 3 , preferably higher than or equal to 5 x 10 18 atoms/cm 3 and lower than 5 x 10 19 atoms/cm 3 .
  • the dopant Since the dopant is included, the carrier density or defects in the second regions 125 can be increased. Therefore, the conductivity can be high as compared with the first region 123 and the third regions 127 which do not contain dopant. Note that when the dopant concentration is too high, the dopant inhibits carrier transfer, leading to lower conductivity of the second regions 125.
  • the conductivity of the second regions 125 is preferably higher than or equal to 0.1 S/cm and lower than or equal to 1000 S/cm, preferably higher than or equal to 10 S/cm and lower than or equal to 1000 S/cm.
  • the base insulating film 103 is formed over the substrate 101, the oxide semiconductor film 121 is formed over the base insulating film 103, and the pair of electrodes 107 is formed over the oxide semiconductor film 121 through the steps illustrated in FIGS. 6A and 6B. Then, the gate insulating film 109 is formed over the oxide semiconductor film 121 and the pair of electrodes 107. After that, the gate electrode 129 is formed so as to overlap with part of the oxide semiconductor film 121 with the gate insulating film 109 interposed therebetween.
  • a slimming process is preferably performed on a mask used for forming the gate electrode 129 to make the mask have a further miniaturized structure.
  • an ashing process using an oxygen radical or the like can be employed, for example.
  • the slimming process other than the ashing process may be used as long as the mask formed by a photolithography method or the like can be processed to have a further miniaturized structure. Since the channel length of a transistor is determined by the mask formed by the slimming process, a process with high controllability is preferably employed.
  • the width of the mask formed by a photolithography method or the like can be reduced to a length shorter than or equal to the resolution limit of a light exposure apparatus, preferably less than or equal to half of the resolution limit of a light exposure apparatus, and further preferably less than or equal to one third of the resolution limit of the light exposure apparatus.
  • the width of the formed mask can be greater than or equal to 20 nm and less than or equal to 2000 nm, preferably greater than or equal to 50 nm and less than or equal to 350 nm.
  • the gate electrode 129 whose width is reduced to a length shorter than or equal to the resolution limit of a light exposure apparatus can be formed.
  • dopant is added to the oxide semiconductor film 121 with the use of the pair of electrodes 107 and the gate electrode 129 as masks.
  • a method of adding a dopant to the oxide semiconductor film 121 an ion doping method or an ion implantation method can be used.
  • the addition of the dopant to the oxide semiconductor film 121 is conducted in a state where the oxide semiconductor film 121 is covered with the gate insulating film 109 and the like; alternatively, the addition of the dopant may be conducted in a state where the oxide semiconductor film 121 is exposed.
  • the addition of the dopant may also be conducted using a method other than injection methods, such as an ion doping method and an ion implantation method.
  • the dopant can be added in the following manner: plasma is generated in an atmosphere of gas containing an element to be added and plasma treatment is performed on the oxide semiconductor film 121.
  • a dry etching apparatus, a plasma CVD apparatus, or the like can be used to generate the plasma.
  • dopant may be added while the substrate 101 is being heated.
  • phosphorus is added to the oxide semiconductor film 121 by an ion implantation method.
  • the heat treatment is performed typically at a temperature higher than or equal to 150 °C and lower than or equal to 450 °C, preferably higher than or equal to 250 °C and lower than or equal to 325 °C. In the heat treatment, the temperature may be gradually increased from 250 °C to 325 °C.
  • the conductivity of the second regions 125 can be increased. Note that through the heat treatment, the first region 123, the second regions 125, and the third regions 127 become a polycrystalline structure, an amorphous structure, or a CAAC-OS.
  • the insulating film 113 is formed, heat treatment is performed, and then the wirings 1 15 are formed, in this manner, the transistor 120 illustrated in FIGS. 7A and 7B can be formed.
  • a transistor having excellent electric characteristics in which a shift in threshold voltage and a variation in electric characteristics are small can be manufactured.
  • a highly reliable transistor in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • a transistor having a different structure from the transistors in Embodiments 1 to 3 will be described with reference to FIGS. 8A and 8B.
  • a structure of an oxide semiconductor film is different from those of the transistors in the other embodiments.
  • an electric-field relaxation region is provided between a channel region and a source or drain region.
  • FIGS. 8A and 8B are a top view and a cross-sectional view of the transistor 130.
  • FIG. 8A is a top view of the transistor 130
  • FIG. 8B is a cross-sectional view taken along dashed-dotted line A-B in FIG. 8A. Note that in FIG. 8A, the substrate 101 , the base insulating film 103, some components of the transistor 130 (e.g., the gate insulating film 109), the insulating film 113, and the like are not illustrated for simplicity.
  • the transistor 130 illustrated in FIG. 8B includes an oxide semiconductor film 131 over the base insulating film 103, a pair of electrodes 139 in contact with the oxide semiconductor film 131 , the gate insulating film 109 in contact with the base insulating film 103, the oxide semiconductor film 131, and the pair of electrodes 139, and the gate electrode 129 overlapping with the oxide semiconductor film 131 with the gate insulating film 109 interposed therebetween.
  • the insulating film 113 covering the gate insulating film 109 and the gate electrode 129 is provided.
  • the wirings 115 may be provided in contact with the pair of electrodes 139 through the openings 110 formed in the gate insulating film 109 and the insulating film 113.
  • the oxide semiconductor film 131 includes a first region 133 overlapping with the gate electrode with the gate insulating film 109 interposed therebetween, a pair of second regions 135 to which dopant is added, and a pair of third regions 137 which is in contact with the pair of electrodes 139 and to which dopant is added. Note that dopant is not added to the first region 133.
  • the pair of second regions 135 is provided such that the first region 133 is sandwiched therebetween.
  • the pair of third regions 137 is provided such that the first region 133 and the second regions 135 are sandwiched therebetween.
  • dopant added to the second regions 135 and the third regions 137 dopant similar to that added to the second regions 125 in Embodiment 3 can be used as appropriate.
  • the dopant concentration and the conductivity of the second regions 135 and the third regions 137 can be equal to those of the second regions 125 in Embodiment 3. Note that in this embodiment, the dopant concentration and the conductivity of the third regions 137 are higher than those of the second regions 135.
  • the first region 133 functions as a channel region in the transistor 130.
  • the second regions 135 function as electric-field relaxation regions. From a region in the third regions 137, which is in contact with the pair of electrodes 139, part of contained oxygen is diffused to the pair of electrodes 139 depending on the material for the pair of electrodes 139, so that oxygen vacancies are caused, and accordingly such a region becomes an n-type region. Since the third regions 137 include the dopant and have high conductivity, the contact resistance between the third regions 137 and the pair of electrodes 139 can be reduced. Thus, the on-state current and the field-effect mobility of the transistor 130 can be increased.
  • the pair of electrodes 139 is preferably formed thin: the thickness is typically greater than or equal to 10 nm and less than or equal to 100 nm, preferably greater than or equal to 20 nm and less than or equal to 50 nm.
  • the base insulating film 103 is formed over the substrate 101, the oxide semiconductor film 131 is formed over the base insulating film 103, and the pair of electrodes 139 is formed over the oxide semiconductor film 131 (see FIG. 8B).
  • the gate insulating film 109 is formed over the oxide semiconductor film 131 and the pair of electrodes 139, and the gate electrode 129 is formed so as to overlap with part of the oxide semiconductor film 131 with the gate insulating film 109 interposed therebetween.
  • the dopant is added to the oxide semiconductor film 131 with the use of the gate electrode 129 as a mask.
  • the dopant can be added by a method similar to that described in Embodiment 3 as appropriate.
  • dopant is added to the third regions 137 as well as the second regions 135.
  • the dopant concentration in the third regions 137 is higher than that in the second regions 135.
  • the conditions of the adding method are adjusted appropriately so that a peak of the dopant concentration profile appears in the third regions 137.
  • the third regions 137 overlap with the pair of electrodes 139, but the second regions 135 do not overlap with the pair of electrodes 139.
  • the dopant concentration profile of the second regions 135 a peak is positioned in the base insulating film 103; thus, the dopant concentration in the second regions 135 is lower than that in the third regions 137.
  • the heat treatment is performed typically at a temperature higher than or equal to 150 °C and lower than or equal to 450 °C, preferably higher than or equal to 250 °C and lower than or equal to 325 °C. In the heat treatment, the temperature may be gradually increased from 250 °C to 325 °C.
  • the conductivity of the second regions 135 and the third regions 137 can be increased. Note that through the heat treatment, the first region 133, the second regions 135, and the third regions 137 become a polycrystalline structure, an amorphous structure, or a CAAC-OS.
  • the insulating film 113 is formed, heat treatment is performed, and then the wirings 115 are formed. In this manner, the transistor 130 illustrated in FIGS. 8A and 8B can be formed.
  • the oxide semiconductor film 131 includes the first region 133 functioning as a channel region, and the second regions 135 functioning as an electric-field relaxation region between the third regions 137 functioning as a source region and a drain region.
  • the third regions 137 in contact with the pair of electrodes 139 include the dopant, which enables the contact resistance between the pair of electrodes 139 and the third regions 137 to be further reduced. Accordingly, the on-state current of the transistor can be increased.
  • a transistor having excellent characteristics in which a shift in threshold voltage and a variation in electric characteristics are small can be manufactured.
  • a highly reliable transistor in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • a transistor 210 illustrated in FIG. 9A includes the base insulating film 103 over the substrate 101, an oxide semiconductor film 211 over the base insulating film 103, the gate insulating film 109 in contact with the base insulating film 103 and the oxide semiconductor film 211, and the gate electrode 129 overlapping with the oxide semiconductor film 211 with the gate insulating film 109 interposed therebetween.
  • an insulating film 217 covering the gate insulating film 109 and the gate electrode 129 is provided, and wirings 219 are also provided in contact with the oxide semiconductor film 211 through openings formed in the gate insulating film 109 and the insulating film 217.
  • the oxide semiconductor film 211 includes a first region 213 overlapping with the gate electrode 129 with the gate insulating film 109 interposed therebetween and a pair of second regions 215 to which dopant is added. Note that dopant is not added to the first region 213. Further, the pair of second regions 215 is provided such that the first region 213 is sandwiched therebetween.
  • the first region 213 functions as a channel region in the transistor 210.
  • the second regions 215 function as a source region and a drain region.
  • the dopant similar to that added to the second regions 125 in Embodiment 3 can be used as appropriate for the dopant added to the second regions 215.
  • the dopant concentration and the conductivity of the second regions 215 can be equal to those of the second regions 125 in Embodiment 3.
  • a transistor 220 illustrated in FIG. 9B includes the base insulating film 103 over the substrate 101, the oxide semiconductor film 211 over the base insulating film 103, a pair of electrodes 225 functioning as a source electrode and a drain electrode in contact with the oxide semiconductor film 211 , a gate insulating film 223 in contact with at least part of the oxide semiconductor film 211 , and the gate electrode 129 overlapping with the oxide semiconductor film 211, over the gate insulating film 223.
  • the transistor includes sidewall insulating films 221 in contact with side surfaces of the gate electrode 129.
  • the insulating film 217 is provided over the base insulating film 103, the gate electrode 129, the sidewall insulating films 221, and the pair of electrodes 225.
  • the wirings 219 are provided in contact with the pair of electrodes 225 though openings formed in the insulating film 217.
  • the oxide semiconductor film 211 includes the first region 213 overlapping with the gate electrode 129 with the gate insulating film 223 interposed therebetween and the pair of second regions 215 to which dopant is added. Note that dopant is not added to the first region 213.
  • the pair of second regions 215 is provided such that the first region 213 is sandwiched therebetween.
  • End portions of the pair of electrodes 225 in the transistor are positioned over the sidewall insulating films 221, and the pair of electrodes 225 completely covers an exposed portion of the pair of second regions 215 including the dopant in the oxide semiconductor film 211.
  • the distance between the source electrode and the drain electrode (more precisely, the distance in the oxide semiconductor film 211 between a portion in contact with one of the pair of electrodes 225 and a portion in contact with the other of the electrodes 225) can be controlled by the lengths of the sidewall insulating films 221. That is, in a minute device in which patterning using a mask is difficult, end portions on the channel side of the pair of electrodes 225 in contact with the oxide semiconductor film 211 can be formed without a mask. Further, because a mask is not used, variation among a plurality of transistors due to process can be reduced.
  • the gate insulating films 109 and 223 are each an insulating film with high film density and few defects.
  • a transistor having excellent electric characteristics in which a shift in threshold voltage and a variation in electric characteristics are small can be manufactured.
  • a highly reliable transistor in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • a transistor in this embodiment includes a plurality of gate electrodes facing each other with an oxide semiconductor film interposed therebetween. Note that in this embodiment, description is made using the transistor shown in Embodiment 2; however, this embodiment can be combined with any of the other embodiments as appropriate.
  • a transistor 230 illustrated in FIG. 10 includes a gate electrode 231 over the substrate 101 and an insulating film 233 covering the gate electrode 231. Further, the transistor includes the oxide semiconductor film 105 over the insulating film 233, the pair of electrodes 107 in contact with the oxide semiconductor film 105, the gate insulating film 109 in contact with the insulating film 233, the oxide semiconductor film 105, and the pair of electrodes 107, and the gate electrode 111 overlapping with the oxide semiconductor film 105 with the gate insulating film 109 interposed therebetween.
  • the insulating film 113 covering the gate insulating film 109 and the gate electrode 111 is provided.
  • the wirings 115 may be provided in contact with the pair of electrodes 107 through openings formed in the gate insulating film 109 and the insulating film 113.
  • the gate electrode 231 can be formed in a manner similar to that of the gate electrode 15 in Embodiment 1.
  • the gate electrode 231 preferably has a tapered side surface in order to improve coverage with the insulating film 233 that is to be formed.
  • the angle between the substrate 101 and the gate electrode 231 is greater than or equal to 20° and less than or equal to 70°, preferably greater than or equal to 30° and less than or equal to 60°.
  • the insulating film 233 can be formed in a manner similar to that of the base insulating film 103 in Embodiment 2. Note that the insulating film 233 preferably has a flat surface because the oxide semiconductor film 105 is formed over the insulating film 233 in a later step. Thus, an insulating film that is to be the insulating film 233 is formed over the substrate 101 and the gate electrode 231, and the insulating film is subjected to planarization treatment, so that the insulating film 233 with less surface unevenness is formed.
  • the transistor 230 in this embodiment has the gate electrode 231 and the gate electrode 111 facing each other with the oxide semiconductor film 105 interposed therebetween.
  • the threshold voltage of the transistor 230 can be controlled: preferably, the threshold voltage can be shifted in the positive direction.
  • the gate insulating film 109 is an insulating film with high film density and few defects.
  • a transistor having excellent electric characteristics in which a shift in threshold voltage and a variation in electric characteristics are small can be manufactured.
  • a highly reliable transistor in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • a method for manufacturing a transistor in which the hydrogen concentration in an oxide semiconductor film is reduced will be described.
  • Such a transistor is any of the transistors described in Embodiments 1 to 6.
  • description is made using Embodiments 1 and 2 typically; however, this embodiment can be combined with any of the other embodiments as appropriate.
  • Note that at least one of steps described in this embodiment has to be combined with the process of manufacturing the transistor described in any of Embodiments 1 and 2; it is not necessary to combine all steps therewith.
  • the hydrogen concentration is lower than 5 x 10 18 atoms/cm 3 , preferably lower than or equal to 1 x 10 18 atoms/cm 3 , further preferably
  • each of the oxide semiconductor films 19 and 105 reacts with oxygen bonded to a metal atom to produce water, and a defect is formed in a lattice from which oxygen is released (or a portion from which oxygen is released).
  • a bond of hydrogen and oxygen causes generation of electrons serving as carrier.
  • the impurities containing hydrogen are reduced as much as possible in the step of forming the oxide semiconductor film, whereby the hydrogen concentration in the oxide semiconductor film can be reduced.
  • One of methods (a first method) of reducing the hydrogen concentration in the oxide semiconductor film 19 is as follows: before the oxide semiconductor film 19 is formed, hydrogen or water contained in each of the substrate 11, the base insulating film 13, the gate electrode 15, and the gate insulating film 17 is released by heat treatment or plasma treatment. As a result of this method, hydrogen or water attached to or contained in the substrate 11 to the gate insulating film 17 can be prevented from diffusing into the oxide semiconductor film 19 by performing heat treatment in a later step.
  • the heat treatment is performed at a temperature higher than or equal to 100 °C and lower than the strain point of the substrate in an inert atmosphere, a reduced-pressure atmosphere, or a dry air atmosphere.
  • rare gas, oxygen, nitrogen, or nitrogen oxide e.g., nitrous oxide, nitrogen monoxide, or nitrogen dioxide
  • nitrous oxide, nitrogen monoxide, or nitrogen dioxide e.g., nitrous oxide, nitrogen monoxide, or nitrogen dioxide
  • Another method (a second method) of reducing the hydrogen concentration in the oxide semiconductor films 19 and 105 is as follows: before the oxide semiconductor film is formed with a sputtering apparatus, a dummy substrate is put into the sputtering apparatus, and an oxide semiconductor film is formed over the dummy substrate, so that hydrogen, water, and the like attached to the target surface or a deposition shield are removed. As a result, entry of hydrogen, water, or the like into the oxide semiconductor film can be reduced.
  • Another method (a third method) of reducing the hydrogen concentration in the oxide semiconductor films 19 and 105 is as follows: in the case where an oxide semiconductor film is formed by a sputtering method, for example, an oxide semiconductor film is deposited at a substrate temperature higher than or equal to 150 °C and lower than or equal to 750 °C, preferably higher than or equal to 150 °C and lower than or equal to 450 °C, further preferably higher than or equal to 200 °C and lower than or equal to 350 °C.
  • a third method of reducing the hydrogen concentration in the oxide semiconductor films 19 and 105 is as follows: in the case where an oxide semiconductor film is formed by a sputtering method, for example, an oxide semiconductor film is deposited at a substrate temperature higher than or equal to 150 °C and lower than or equal to 750 °C, preferably higher than or equal to 150 °C and lower than or equal to 450 °C, further preferably higher than or equal to 200 °C and lower than or equal to 350 °C
  • Evacuation of the process chamber in the sputtering apparatus is preferably performed with a rough vacuum pump such as a dry pump and a high vacuum pump such as a sputter ion pump, a turbo molecular pump, or a cryopump in appropriate combination.
  • the turbo molecular pump has an outstanding capability in evacuating a large-sized molecule, whereas it has a low capability in evacuating hydrogen and water.
  • a combination with a sputter ion pump having a high capability in evacuating hydrogen or a cryopump having a high capability in evacuating water is effective.
  • An adsorbate present at the inner wall of the process chamber does not affect the pressure in the process chamber because it is adsorbed on the inner wall, but the adsorbate leads to release of a gas at the time of the evacuation of the process chamber. Therefore, although the leakage rate and the evacuation rate do not have a correlation, it is important that the adsorbate present in the process chamber be desorbed as much as possible and evacuation be performed in advance with the use of a pump having high evacuation capability.
  • the process chamber may be subjected to baking for promotion of desorption of the adsorbate. By the baking, the rate of desorption of the adsorbate can be increased about tenfold.
  • the baking should be performed at a temperature higher than or equal to 100 °C and lower than or equal to 450 °C. At this time, when the adsorbate is removed while an inert gas is introduced, the rate of desorption of water or the like, which is difficult to desorb only by evacuation, can be further increased.
  • Another method (a fourth method) of reducing the hydrogen concentration in the oxide semiconductor films 19 and 105 is as follows: a high-purity gas from which an impurity containing hydrogen is removed is used as a source gas. As a result of this method, entry of hydrogen, water, or the like into the oxide semiconductor film can be reduced.
  • Another method (a fifth method) of reducing the hydrogen concentration in the oxide semiconductor films 19 and 105 is as follows: heat treatment is performed after the oxide semiconductor film is formed. By the heat treatment, dehydrogenation or dehydration of the oxide semiconductor film can be performed.
  • the temperature of the heat treatment is typically higher than or equal to 150 °C and lower than the strain point of the substrate, preferably higher than or equal to 250 °C and lower than or equal to 450 °C, further preferably higher than or equal to 300 °C and lower than or equal to 450 °C.
  • the heat treatment is performed in an inert gas atmosphere containing nitrogen or a rare gas such as helium, neon, argon, xenon, or krypton.
  • the heat treatment may be performed in an inert gas atmosphere first, and then in an oxygen atmosphere. It is preferable that the above inert gas atmosphere and the above oxygen atmosphere do not contain hydrogen, water, and the like.
  • the treatment time is 3 minutes to 24 hours.
  • the heat treatment for dehydration or dehydrogenation may be performed.
  • hydrogen, water, or the like included in the gate insulating film 17 or the base insulating film 103 can be efficiently released in the heat treatment for dehydration or dehydrogenation.
  • the heat treatment for dehydration or dehydrogenation may be performed plural times, and may also serve as another heat treatment.
  • At least one of the first to fifth methods of reducing the hydrogen concentration in the oxide semiconductor film is combined with any of the methods for manufacturing a transistor described in Embodiments 1 to 6, which makes it possible to manufacture a transistor in which a highly purified oxide semiconductor film from which hydrogen, water, or the like is removed as much as possible is used for a channel region.
  • a shift in the threshold voltage of the transistor in the negative direction can be reduced, and the leakage current between a source electrode and a drain electrode of the transistor (typically, the off-state current per channel width) can be decreased to several yA/ ⁇ to several ⁇ / ⁇ .
  • electric characteristics of the transistor can be improved.
  • a transistor having excellent electric characteristics in which a shift in the threshold voltage of the transistor in the negative direction is reduced and the amount of leakage current is small can be manufactured.
  • a semiconductor device which includes a transistor formed using a first semiconductor material in a lower portion and a transistor formed using a second semiconductor material in an upper portion and in which the transistor formed using the first semiconductor material includes a semiconductor substrate will be described with reference to FIG. 11.
  • FIG. 11 illustrates an example of a cross-sectional structure of the semiconductor device which includes the transistor formed using the first semiconductor material in the lower portion and the transistor formed using the second semiconductor material in the upper portion.
  • the first semiconductor material and the second semiconductor material are different from each other.
  • a semiconductor material other than an oxide semiconductor can be used as the first semiconductor material
  • an oxide semiconductor can be used as the second semiconductor material.
  • the semiconductor material other than an oxide semiconductor may be, for example, silicon, germanium, silicon germanium,' silicon carbide, gallium arsenide, or the ' like and is preferably a single crystal semiconductor or a polycrystalline semiconductor.
  • a transistor formed using single crystal semiconductor can operate at high speed easily.
  • a transistor formed using an oxide semiconductor can be used for a circuit utilizing characteristics of sufficiently low off-state current per channel width, which is approximately several yA/ ⁇ to several ⁇ / ⁇ .
  • a logic circuit with low power consumption can be formed using the semiconductor device illustrated in FIG. 11.
  • an organic semiconductor material or the like may be used as the first semiconductor material.
  • NMOSFET n-channel transistor
  • PMOSFET can be used as each of transistors 704a, 704b, and 704c.
  • the transistors 704a and 704b p-channel transistors are used, and as the transistor 704c, an n-channel transistor is used.
  • the transistors 704a and 704b are electrically isolated from other elements by a shallow trench isolation (STI) 702.
  • the transistor 704c is electrically isolated from the transistors 704a and 704b by the STI 702.
  • the use of the STI 702 can reduce the generation of a bird's beak in an element isolation region, which is caused in an LOCOS element isolation method, and can reduce the size of the element isolation region.
  • the STI 702 is not necessarily formed, and an element isolation means such as LOCOS can be used.
  • the transistors 704a, 704b, and 704c in FIG. 11 each include a channel region provided in a substrate 701, impurity regions 705 (also referred to as a source region and a drain region) provided such that the channel formation region is interposed therebetween, a gate insulating film 706 provided over the channel region, and gate electrodes 707 and 708 provided over the gate insulating film 706 so as to overlap with the channel region.
  • a gate electrode can have, but is not limited to, a stacked structure of the gate electrode 707 including a first material for increasing processing accuracy and the gate electrode 708 including a second material for decreasing the resistance as a wiring; the material, the number of stacked layers, the shape, or the like can be adjusted as appropriate for required specifications. Note that a transistor whose source electrode and drain electrode are not illustrated in a drawing may also be referred to as a transistor for the sake of convenience.
  • contact plugs 714a are connected to the impurity regions 705 provided in the substrate 701.
  • the contact plugs 714a also function as a source electrode and a drain electrode of the transistor 704a or the like.
  • impurity regions which are different from the impurity regions 705 are provided between the impurity regions 705 and the channel region.
  • the impurity regions function as LDD regions or extension regions for controlling the distribution of an electric field in the vicinity of the channel region, depending on the concentration of an impurity introduced thereto.
  • Sidewall insulating films 710 are provided at side surfaces of the gate electrodes 707 and 708 with an insulating film 709 interposed therebetween. By using the insulating film 709 and the sidewall insulating films 710, the LDD regions or extension regions can be formed.
  • the transistors 704a, 704b, and 704c are covered with an insulating film 711.
  • the insulating film 711 can function as a protective film and can prevent impurities from entering the channel region from the outside.
  • the insulating film 711 is formed using a material such as silicon nitride by a CVD method, in the case where single crystal silicon is used for the channel region, hydrogenation of single crystal silicon can be performed by heat treatment.
  • an insulating film having tensile stress or compressive stress is used as the insulating film 711, distortion can be caused in the semiconductor material in the channel region.
  • the transistor 750 in FIG. 11 has a structure similar to that of the transistor 100 in Embodiment 2.
  • a base insulating film of the transistor 750 has a three-layer structure including a barrier film 724, an insulating film 725a, and an insulating film 725b, and a gate electrode 751 is provided to face an oxide semiconductor film of the transistor 750 with the base insulating film interposed therebetween.
  • the insulating film 725a is preferably formed using an insulating film having a function of blocking hydrogen, water, and oxygen which is typically an aluminum oxide film.
  • the base insulating film 103 in Embodiment 2 can be used as appropriate.
  • transistor 100 in Embodiment 2 is used for description of the transistor 750, any of the transistors in Embodiments 1 to 7 can be used as appropriate.
  • the transistor 750 formed using the second semiconductor material is electrically connected to a transistor formed using the first semiconductor material in a lower layer, such as the transistor 704a, depending on a needed circuit configuration.
  • FIG. 11 illustrates an example structure in which a source electrode or a drain electrode of the transistor 750 is electrically connected to a source electrode or a drain electrode of the transistor 704a.
  • One of the source electrode and the drain electrode of the transistor 750 formed using the second semiconductor material is connected to a wiring 734a formed above the transistor 750, through a contact plug 730b penetrating a gate insulating film 726 of the transistor 750 and insulating films 727, 728, and 729.
  • a contact plug 730b penetrating a gate insulating film 726 of the transistor 750 and insulating films 727, 728, and 729.
  • the gate insulating film 726 and the insulating film 727 any of the structures and materials described in Embodiments 1 to 7 can be used as appropriate.
  • the wiring 734a is embedded in an insulating film 731.
  • a low-resistance conductive material such as copper or aluminum.
  • a barrier film 733 is formed in order to prevent copper from diffusing into the channel region.
  • the barrier film can be formed using a film of tantalum nitride, a stacked film of tantalum nitride and tantalum, a film of titanium nitride, a stacked film of titanium nitride and titanium, or the like for example, but are not limited to the films of these materials as long as their function of preventing diffusion of a wiring material and their adhesion to the wiring material, a base film, or the like are secured.
  • the barrier film 733 may be formed as a layer that is separate from the wiring 734a, or may be formed in such a manner that a barrier film material contained in a wiring material is separated out by heat treatment to the inner walls of the openings provided in the insulating film 731.
  • an insulator such as silicon oxide, silicon oxynitride, silicon nitride oxide, borophosphosilicate glass (BPSG), phosphosilicate glass (PSG), silicon oxide to which carbon is added (SiOC), silicon oxide to which fluorine is added (SiOF), tetraethylorthosilicate (TEOS) which is silicon oxide made from Si(OC 2 H5) 4 , hydrogen silsesquioxane (HSQ), methyl silsesquioxane (MSQ), organosilicate glass (OSG), or an organic-polymer-based material.
  • the insulating film 731 is formed by a sputtering method, a CVD method, a coating method including a spin coating method (also referred to as spin on glass (SOG)), or the like.
  • An insulating film 732 may be provided over the insulating film 731.
  • the insulating film 732 functions as an etching stopper when planarization treatment by CMP or the like is performed after the wiring material is embedded in the insulating film 731.
  • a barrier film 735 is provided, and over the barrier film
  • a protective film 740 is provided.
  • the barrier film 735 is provided in order to prevent diffusion of the wiring material such as copper.
  • the barrier film 735 may be formed not only over a surface of the wiring 734a but also over the insulating films 731 and 732.
  • the barrier film 735 can be formed using an insulating material such as silicon nitride, SiC, or SiBON.
  • the wiring 734a is connected to a wiring 723 provided in a lower layer than the barrier film 724 through a contact plug 730a.
  • the contact plug 730a is electrically connected to the wiring 723 through the barrier film 724, the insulating films 725a and 725b, the gate insulating film 726, and the insulating films 727, 728, and 729, which is different from the contact plug 730b.
  • the contact plug 730a has a larger height than the contact plug 730b.
  • the aspect ratio of the contact plug 730a is larger than that of the contact plug 730b.
  • the diameter of the contact plug 730a may be different from that of the contact plug 730b.
  • the contact plug 730a is illustrated like a continuous plug formed using one material; however, a contact plug penetrating the barrier film 724 and the insulating films 725a and 725b and a contact plug penetrating the gate insulating film 726 and the insulating films 727, 728, and 729 may be separately formed.
  • the wiring 723 is surrounded by a barrier film 722 and the barrier film 724 and embedded in the insulating film 720, in a manner similar to that of the wiring 734a and a wiring 734b. As illustrated in FIG. 11, the wiring 723 includes an upper wiring portion and a lower via hole portion. The lower via hole portion is connected to a wiring 718 in a lower layer.
  • the wiring 723 having this structure can be formed by a so-called dual damascene method or the like. Wirings in upper and lower layers may be connected using a contact plug instead of the dual damascene method.
  • An insulating film 721 functioning as an etching stopper when planarization treatment such as CMP is performed may be provided over the insulating film 720.
  • the wiring 718 electrically connected to the wiring 723 can also be formed to have a structure similar to that of the above-described wiring layer above the transistor 750.
  • the transistor 704a in which the first semiconductor material such as silicon is used for the channel region is connected to the wiring 718 through the contact plug 714a penetrating the insulating film 711, an insulating film 712, and an insulating film 713.
  • a gate electrode of the transistor 704c in which the first semiconductor material such as silicon is used for the channel region is connected to the wiring 718 through a contact plug 714b penetrating the insulating film 711, the insulating film 712, and the insulating film ,713.
  • the wiring 718 is surrounded by barrier films 717 and 719 and embedded in an insulating film 715, in a manner similar to that of the wirings 734a and 734b.
  • an insulating film 716 functioning as an etching stopper when planarization treatment such as CMP is performed may be provided.
  • the transistor 704a which includes the first semiconductor material and is provided in the lower portion of the semiconductor device, is electrically connected to the transistor 750, which includes the second semiconductor material and is provided in the upper portion of the semiconductor device.
  • a semiconductor device including a logic circuit capable of operating at high speed with low power consumption e.g., a memory device or a central processing unit (CPU), can be manufactured.
  • Such a semiconductor device is not limited to the above structure and can be changed as desired unless they deviate from the spirit of the present invention.
  • two wiring layers are provided between the transistor including the first semiconductor material and the transistor including the second semiconductor material, but one wiring layer or three or more wiring layers may be provided, or without wirings, the transistors may be directly connected through only a contact plug.
  • a through-silicon via (TSV) technique can also be used, for example.
  • a material such as copper is embedded in an insulating film to form a wiring, but a wiring having a three-layer structure of a barrier film, a wiring material layer, and a barrier film, for example, may be obtained by patterning through a photolithography step.
  • FIGS. 12A and 12B As one embodiment of the logic circuit, a NOR circuit and a NAND circuit are used here.
  • FIG. 12A is a circuit diagram of a NOR circuit
  • FIG. 12B is a circuit diagram of a NAND circuit.
  • a transistor 761 and a transistor 762 are p-channel transistors.
  • a transistor 763 and a transistor 764 are n-channel transistors.
  • any of the transistors described in the above embodiments can be used.
  • a transistor 771 and a transistor 774 are p-channel transistors.
  • a transistor 772 and a transistor 773 are n-channel transistors.
  • any of the transistors described in the above embodiments can be used.
  • OS in FIGS. 12A and 12B shows that any of the transistors described in the above embodiments can be used as the transistor 763, the transistor 764, the transistor 772, and the transistor 773.
  • the transistor 750 including the plurality of gate electrodes between which the oxide semiconductor film is sandwiched in FIG. 11 can also be used as the transistor 763, the transistor 764, the transistor 772, and the transistor 773.
  • different potentials can be applied to a plurality of gate electrodes; thus, the threshold voltage of the transistor can be controlled, preferably the threshold voltage can be positively shifted.
  • the on-state current of the transistor can be increased.
  • the transistor 761 and the transistor 762 in FIG. 12A correspond to the transistor 704a and the transistor 704b in FIG. 11.
  • the transistor 761 and the transistor 762 in FIG. 12A correspond to the transistor 704a and the transistor 704b in FIG. 11.
  • the transistor 761 and the transistor 762 in FIG. 12A correspond to the transistor 704a and the transistor 704b in FIG. 11.
  • the transistor 761 and the transistor 762 in FIG. 12A correspond to the transistor 704a and the transistor 704b in FIG. 11.
  • a transistor with excellent electric characteristics in which a shift in threshold voltage and a variation in electric characteristics are small can be manufactured.
  • a highly reliable semiconductor device in which a variation in electric characteristics with time or a variation in electric characteristics due to a gate BT stress test with light irradiation is small can be manufactured.
  • a central processing unit a microprocessor, a microcomputer, a memory device, an image sensor, an electro-optical device, a light-emitting display device, and the like can be given.
  • the semiconductor device can be applied to a variety of electronic devices.
  • Examples of the electronic devices are as follows: display devices, lighting devices, personal computers, word processors, image reproducing devices, portable compact disc (CD) players, radio receivers, tape recorders, headphone stereos, stereos, clocks, cordless phone handsets, transceivers, portable wireless devices, cellular phones, smart phones, electronic books, car phones, portable game machines, calculators, portable information terminals, e-book readers, electronic translators, audio input devices, cameras such as video cameras or digital still cameras, electric shavers, high-frequency heating appliances, electric rice cookers, electric washing machines, electric vacuum cleaners, water heaters, electric fans, hair dryers, air conditioners, humidifiers, dehumidifiers, air-conditioning systems, dishwashing machines, dish drying machines, clothes dryers, futon dryers, electric refrigerators, electric freezers, electric refrigerator-freezers, freezers for preserving DNA, flashlights, electric power tools, smoke detectors, medical equipments, guide lights, traffic lights, belt conveyors, elevators, escalators, industrial robots, power storage
  • an SRAM or a DRAM is used so as to store image data temporarily. This is because response speed of a flash memory is low and thus a flash memory is not suitable for image processing.
  • an SRAM or a DRAM has the following characteristics when used for temporary storage of image data.
  • one memory cell includes six transistors, that is, transistors 801 to 806, which are driven with an X decoder 807 and a Y decoder 808.
  • the transistors 803 and 805 and the transistors 804 and 806 each serve as an inverter, and high-speed driving can be performed therewith.
  • an SRAM has a disadvantage of large cell area because one memory cell includes six transistors. Provided that the minimum feature size of a design rule is F, the area of a memory cell in an SRAM is generally 100 F 2 to 150 F 2 . Therefore, a price per bit of an SRAM is the most expensive among a variety of memory devices.
  • a memory cell in a DRAM includes a transistor 811 and a storage capacitor 812, and is driven by an X decoder 813 and a Y decoder 814.
  • One cell includes one transistor and one capacitor and has a small area.
  • the area of a memory cell of a DRAM is generally less than or equal to 10 F 2 . Note that in the case of a DRAM, a refresh operation is always necessary and power is consumed even when a rewriting operation is not performed.
  • the portable device illustrated in FIG. 14 includes an RF circuit 901, an analog baseband circuit 902, a digital baseband circuit 903, a battery 904, a power supply circuit 905, an application processor 906, a flash memory 910, a display controller 911, a memory circuit 912, a display 913, a touch sensor 919, an audio circuit 917, a keyboard 918, and the like.
  • the display 913 includes a display portion 914, a source driver 915, and a gate driver 916.
  • the application processor 906 includes a central processing unit (CPU) 907, a DSP 908, and an interface (IF) 909.
  • the memory circuit 912 includes an SRAM or a DRAM; by employing the semiconductor device described in any of the above embodiments for the memory circuit 912, writing and reading of data can be performed at high speed, data can be held for a long time, and power consumption can be sufficiently reduced. Further, the power consumption of the CPU 907 can be sufficiently reduced by employing the semiconductor device described in any of the above embodiments for a main memory device for storing data or an instruction or a buffer memory device capable of high-speed writing and reading of data, such as a register or a cache, which is included in the CPU 907.
  • FIG. 15 illustrates an example of using the semiconductor device described in any of the above embodiments in a memory circuit 950 for a display.
  • the memory circuit 950 illustrated in FIG. 15 includes a memory 952, a memory 953, a switch 954, a switch 955, and a memory controller 951. Furthermore, the memory circuit is connected to a display controller 956 which reads and controls image data input through a signal line (input image data) and data stored in the memories 952 and 953 (stored image data), and is also connected to a display 957 which displays an image based on a signal input from the display controller 956.
  • a display controller 956 which reads and controls image data input through a signal line (input image data) and data stored in the memories 952 and 953 (stored image data)
  • a display 957 which displays an image based on a signal input from the display controller 956.
  • image data (input image data A) is formed by an application processor (not shown).
  • the input image data A is held in the memory 952 though the switch 954.
  • the image data (stored image data A) stored in the memory 952 is transmitted to the display 957 through the switch 955 and the display controller 956, and is displayed on the display 957.
  • A is read from the memory 952 through the switch 955 by the display controller 956 with a frequency of 30 Hz to 60 Hz in general.
  • new image data (input image data B) is formed by the application processor.
  • the input image data B is held in the memory 953 through the switch 954.
  • the stored image data A is read periodically from the memory 952 through the switch 955 even during that time.
  • the stored image data B starts to be read, transmitted to the display 957 through the switch 955 and the display controller 956, and displayed on the display 957. This reading operation continues until another new image data is stored in the memory 952.
  • the memory 952 and the memory 953 are not limited to separate memories, and a single memory may be divided and used.
  • the semiconductor device described in any of the above embodiments for the memory 952 and the memory 953 data can be written and read at high speed and held for a long time, and power consumption can be sufficiently reduced.
  • the e-book reader in FIG. 16 includes a battery 1001, a power supply circuit 1002, a microprocessor 1003, a flash memory 1004, an audio circuit 1005, a keyboard 1006, a memory circuit 1007, a touch panel 1008, a display 1009, and a display controller 1010.
  • the semiconductor device described in any of the above embodiments can be used for the memory circuit 1007 in FIG. 16.
  • the memory circuit 1007 has a function of temporarily storing the contents of a book.
  • users use a highlight function in some cases.
  • This marking refers to a highlight function, and users can make difference from other places by, for example, changing the color of a letter displayed, underlining a word, making a letter bold, or changing the font type of a letter. That is, there is a function of storing and holding data of a place specified by users.
  • the data may be copied into the flash memory 1004. Even in such a case, by employing the semiconductor device described in any of the above embodiments, writing and reading of data can be performed at high speed, stored data can be held for a long time, and power consumption can be sufficiently reduced.
  • the semiconductor device in any of the above embodiments is mounted on each of the portable devices described in this embodiment. Therefore, a portable device in which writing and reading of data are performed at high speed, data is held for a long time, and power consumption is sufficiently reduced can be obtained.
  • Each of the samples which were manufactured has a structure in which a 200 nm-thick silicon oxynitride film is formed over a quartz substrate.
  • the silicon oxynitride film was formed under the following conditions: the quartz substrate was placed in a process chamber of a plasma CVD apparatus, a source gas in which the flow rate of silane is 100 seem and the flow rate of dinitrogen monoxide is 3000 seem was supplied to the process chamber, the pressure in the process chamber was controlled to be 40 Pa, and high-frequency power was supplied at a frequency of 27.12 MHz.
  • the substrate temperature was set to 350 °C.
  • the plasma CVD apparatus indicates a parallel plate plasma CVD apparatus with an electrode area of 6000 cm 2 . There were three conditions of the supplied power (power density).
  • the sample formed with a power of 300 W (0.05 W/cm 2 ) is Comparative Sample 1
  • the sample formed with a power of 1000 W (0.17 W/cm 2 ) is Sample 1
  • the sample formed with a power of 1500 W (0.26 W/cm 2 ) is Sample 2.
  • ESR measurement was performed on Sample 1, Sample 2, and Comparative Sample 1.
  • the ESR measurement was performed under the following conditions.
  • the measurement temperature was room temperature (25 °C)
  • a high-frequency power (power of microwaves) of 9.2 GHz was 20 mW
  • the direction of a magnetic field was parallel to a surface of each of the silicon oxynitride films in Sample 1, Sample 2, and Comparative Sample 1.
  • the lower limit of the detection of the spin density of a signal at g 2.001, which is due to dangling bonds of silicon
  • FIGS. 17A and 17B Results of the ESR measurement are shown in FIGS. 17A and 17B.
  • FIG. 17A shows first derivative curves of the silicon oxynitride films in Sample 1, Sample 2, and Comparative Sample 1.
  • FIG. 17 A shows that Sample 1 and Sample 2 have lower signal intensity than Comparative Sample 1 at a g value of 2.001.
  • FIG. 17B is a graph showing a relation between power supplied for the formation of the silicon oxynitride film and spin density of a signal with a g value of 2.001 of the silicon oxynitride film.
  • the supplied power is 1000 W
  • the spin density of a signal with a g value of 2.001 of Sample 1 is 1.3x l0 15 spins/cm 3 .
  • the spin density of a signal with a g value of 2.001 of Sample 2 is below the lower limit of detection.
  • the spin density of a signal with a g value of 2.001 of Comparative Sample I is 1.7x l0 16 spins/cm 3 .
  • FIG. 18 shows the results of measuring the film densities of Sample 1, Sample 2, and Comparative Sample 1 .
  • FIG. 18 is a graph showing a relation between power supplied for the formation of the silicon oxynitride film and film density of the silicon oxynitride film.
  • the film density of Sample 1 is 2.33 g/cm 3 .
  • the film density of Sample 2 is 2.31 g/cm 3 .
  • the film density of Comparative Sample 1 is 2.29 g/cm 3 .
  • FIG. 18 shows that, when the power supplied for the formation of the silicon oxynitride film is 1000 W or more, the film density is likely to be increased.
  • a silicon oxide film or a silicon oxynitride film with high film density and few defects that are dangling bonds of silicon typically a silicon oxynitride film whose film density is higher than or equal to 2.26 g/cm 3 and lower than or equal to 2.63 g/cm 3 and whose spin density of a signal with a g value of 2.001 is 2xl0 1 :i spins/cm 3 or less in ESR
  • a substrate placed in a process chamber which is evacuated to a vacuum level in a plasma CVD apparatus is held at a temperature higher than or equal to 300 °C and lower than or equal to 400 °C, preferably higher than or equal to 320 °C and lower than or equal to 380 °C; the pressure in the process chamber is set higher than or equal to 30 Pa and lower than or equal to 250 Pa, preferably higher than or equal to 40 Pa and lower than or equal to 200 Pa by introducing a source gas to the process chamber; and
  • results of a gate BT test with light irradiation of a semiconductor device according to one embodiment of the present invention will be described.
  • a shift in the threshold voltage of the transistor according to one embodiment of the present invention will be described.
  • steps of forming the transistor are described.
  • the steps are described with reference to FIGS. 2A to 2D.
  • a glass substrate was prepared as the substrate 11 , and the substrate 11 was subjected to heat treatment.
  • the heat treatment was performed at 480 °C for an hour in an atmosphere containing nitrogen.
  • the base insulating film 13 was formed over the substrate 11.
  • a 100 nm-thick silicon nitride film and a 150 nm-thick silicon oxynitride film were stacked.
  • the gate electrode 15 was formed over the base insulating film 13.
  • a 100 nm-thick tungsten film was formed by a sputtering method, a mask was formed over the tungsten film by a photolithography step, and part of the tungsten film was etched with the use of the mask, so that the gate electrode 15 was formed.
  • the gate insulating film 17 in which a 50 nm-thick silicon nitride film and a 200 nm-thick silicon oxide film were stacked was formed.
  • the silicon nitride film was formed in the following manner: silane and nitrogen were supplied at 50 seem and 5000 seem, respectively, into a process chamber of a plasma CVD apparatus; the pressure of the process chamber was adjusted to 60 Pa; and a power of 1500 W was supplied with a high-frequency power supply of 27.12 MHz.
  • the silicon oxynitride film was formed in the following manner: silane and dinitrogen monoxide were supplied at 100 seem and 3000 seem, respectively, into the process chamber of the plasma CVD apparatus; the pressure of the process chamber was adjusted to 40 Pa; and a power of 1500 W was supplied with a high-frequency power supply of 27.12 MHz.
  • each of the silicon nitride film and the silicon oxynitride film was formed at a substrate temperature of 350 °C. Note that the silicon oxynitride film was formed under the deposition conditions for the gate insulating film 17 in the transistor 10 in Embodiment 1.
  • the oxide semiconductor film 18 was formed to overlap with the gate electrode 15 with the gate insulating film 17 interposed therebetween.
  • IGZO film As the oxide semiconductor film 18, a 35 nm-thick IGZO film that was a CAAC-OS film was formed by a sputtering method.
  • FIG. 2A For the structure obtained through the steps up to here, FIG. 2A can be referred to.
  • a mask was formed over the IGZO film by a photolithography step, and part of the IGZO film was etched with the use of the mask. Then, the etched IGZO film was subjected to heat treatment, so that the oxide semiconductor film 19 was formed.
  • first treatment was performed in a nitrogen atmosphere
  • second heat treatment was performed in an oxygen atmosphere.
  • the temperature of each of the first heat treatment and the second heat treatment was 450 °C
  • treatment time for each of the first heat treatment and the second heat treatment was 1 hour.
  • FIG. 2B For the structure obtained through the steps up to here, FIG. 2B can be referred to.
  • a conductive film was formed over the gate insulating film 17 and the oxide semiconductor film 19, a mask was formed over the conductive film by a photolithography step, and part of the conductive film was etched with the use of the mask, so that the pair of electrodes 21 was formed.
  • the conductive film had a stacked structure in which a 400 nm-thick aluminum film was formed over the 100 nm-thick titanium film and a 100 nm-thick titanium film was formed over the aluminum film.
  • FIG. 2C For the structure obtained through the steps up to here, FIG. 2C can be referred to.
  • the heat treatment was performed at a temperature of 300 °C in an atmosphere containing nitrogen for 1 hour.
  • the insulating film 23 was formed over the gate insulating film 17, the oxide semiconductor film 19, and the pair of electrodes 21.
  • FIG. 2D For the structure obtained through the steps up to here, FIG. 2D can be referred to.
  • the heat treatment includes first heat treatment in a nitrogen atmosphere and second heat treatment in an oxygen atmosphere, which follows the first heat treatment.
  • the temperature of each of the first heat treatment and the second heat treatment was 300 °C, and treatment time for each of the first heat treatment and the second heat treatment was 1 hour.
  • the acrylic layer was partly etched so that the pair of electrodes was exposed. After that, a pixel electrode connected to the pair of electrodes was formed.
  • ITO was deposited with a thickness of 100 nm by a sputtering method.
  • the transistor which is a comparative example (hereinafter, referred to as Sample Y) is a transistor in which the gate insulating film 17 is formed by a step described below, and the other steps are the same as those of forming Sample X.
  • the gate insulating film 17 in Sample Y has a stacked structure of a silicon nitride film and a silicon oxynitride film.
  • the silicon oxynitride film was formed under conditions described below. Note that the deposition conditions of the silicon nitride film in Sample Y are the same as those of the silicon nitride film in Sample X.
  • the silicon oxynitride film of Sample Y was formed in the following manner: silane and nitrogen were supplied at 100 seem and 3000 seem, respectively, to a process chamber of a plasma CVD apparatus; the pressure in the process chamber was adjusted to 40 Pa; and a power of 300 W was supplied with a high-frequency power supply of 27.12 MHz. Note that each of the silicon nitride film and the silicon oxynitride film was formed at a substrate temperature of 350 °C. Note that the silicon oxynitride film was formed under deposition conditions which are different from those for the gate insulating film 17 of the transistor 10 in Embodiment 1.
  • Sample X and Sample Y were subjected to a gate BT test with light irradiation.
  • a negative gate BT test with light irradiaiton was performed under the following conditions: the substrate temperature was 80 °C; the intensity of an electric field applied to the gate insulating film was 1.2 MV/cm; the application time was 2000 seconds; a white LED emitting white light with 3000 Ix was used; and a negative voltage was applied to the gate electrode.
  • a method of the negative gate BT test with light irradiation and a measuring method of Vg-Id characteristics of the transistor are described.
  • drain current a change in characteristics of current between a source electrode and a drain electrode
  • IV and 10 V the voltage between the source electrode and the drain electrode
  • gate voltage the voltage between the source electrode and the gate electrode
  • the substrate temperature was increased to 80 °C, and then, the potentials of the source electrode and the drain electrode of the transistor were set to 0 V. Then, voltage was applied to the gate electrode so that the intensity of the electric field applied to the gate insulating film was 1.2 MV/cm. In this example, since the thickness of the gate insulating film of the transistor was 250 nm, the gate electrode was supplied with -30 V and was kept for 2000 seconds.
  • the substrate temperature was decreased to 25 °C while a voltage was applied to the gate electrode and the source and drain electrodes. After the substrate temperature was decreased to 25 °C, the application of voltage to the gate electrode and the source and drain electrodes was stopped.
  • Vg-Id characteristics were measured under the conditions which are the same as those for the measurement of the initial characteristics, and Vg-Id characteristics after the negative gate BT test with light irradiation were obtained.
  • a difference (AVth) between the threshold voltage of the initial characteristics and the threshold voltage after the negative gate BT test with light irradiation is shown in FIG. 19.
  • the vertical axis represents AVth.
  • the threshold voltage of Sample Y is largely changed compared to that of Sample X. From the above, with the use of a gate insulating film with high film density and few dangling bonds of silicon as a gate insulating film of a transistor, a shift in the threshold voltage due to a negative gate BT test with light irradiation is small.

Landscapes

  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
PCT/JP2013/060766 2012-04-13 2013-04-03 Semiconductor device Ceased WO2013154115A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020147028390A KR102107255B1 (ko) 2012-04-13 2013-04-03 반도체 장치

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2012092323 2012-04-13
JP2012-092323 2012-04-13
JP2013-051819 2013-03-14
JP2013051819A JP6128906B2 (ja) 2012-04-13 2013-03-14 半導体装置

Publications (1)

Publication Number Publication Date
WO2013154115A1 true WO2013154115A1 (en) 2013-10-17

Family

ID=49324272

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2013/060766 Ceased WO2013154115A1 (en) 2012-04-13 2013-04-03 Semiconductor device

Country Status (5)

Country Link
US (1) US9054200B2 (enExample)
JP (1) JP6128906B2 (enExample)
KR (1) KR102107255B1 (enExample)
TW (1) TWI623105B (enExample)
WO (1) WO2013154115A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016128853A1 (en) * 2015-02-09 2016-08-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic component, and electronic device
US10490572B2 (en) 2014-06-20 2019-11-26 Semiconductor Energy Laboratory Co., Ltd. Transistor including indium in vicinity of interface between insulating films

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8901556B2 (en) 2012-04-06 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Insulating film, method for manufacturing semiconductor device, and semiconductor device
KR102262323B1 (ko) * 2012-07-20 2021-06-08 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 반도체 장치의 제조 방법
KR102227591B1 (ko) 2012-10-17 2021-03-15 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
DE102014208859B4 (de) * 2013-05-20 2021-03-11 Semiconductor Energy Laboratory Co., Ltd. Halbleitervorrichtung
US9299855B2 (en) 2013-08-09 2016-03-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having dual gate insulating layers
US9443987B2 (en) 2013-08-23 2016-09-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
TW202203465A (zh) 2013-10-10 2022-01-16 日商半導體能源研究所股份有限公司 液晶顯示裝置
KR102283814B1 (ko) 2013-12-25 2021-07-29 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
US9318618B2 (en) * 2013-12-27 2016-04-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US9401432B2 (en) * 2014-01-16 2016-07-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US10985196B2 (en) * 2014-02-24 2021-04-20 Lg Display Co., Ltd. Thin film transistor substrate with intermediate insulating layer and display using the same
US9455337B2 (en) * 2014-06-18 2016-09-27 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9893202B2 (en) * 2015-08-19 2018-02-13 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US9412590B1 (en) 2015-08-31 2016-08-09 United Microelectronics Corp. Manufacturing method of oxide semiconductor device
TWI605587B (zh) 2015-11-02 2017-11-11 聯華電子股份有限公司 半導體元件及其製造方法
US9749567B2 (en) 2015-11-29 2017-08-29 United Microelectronics Corp. Operating method of image sensor
JP2018049919A (ja) * 2016-09-21 2018-03-29 株式会社ジャパンディスプレイ 表示装置
JP7221216B2 (ja) * 2017-12-08 2023-02-13 株式会社半導体エネルギー研究所 半導体装置
JP2019121696A (ja) * 2018-01-05 2019-07-22 株式会社ジャパンディスプレイ 半導体装置およびその製造方法
KR102389163B1 (ko) * 2020-04-09 2022-04-22 한국기계연구원 미세패턴이 형성된 유연신장 필름의 제조방법

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009224479A (ja) * 2008-03-14 2009-10-01 Fujifilm Corp 薄膜電界効果型トランジスタおよびその製造方法
JP2010087518A (ja) * 2008-10-01 2010-04-15 Samsung Electronics Co Ltd インバータ及びその動作方法並びにインバータを含む論理回路
JP2011103370A (ja) * 2009-11-11 2011-05-26 Mitsubishi Electric Corp 薄膜トランジスタおよびその製造方法

Family Cites Families (119)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60198861A (ja) 1984-03-23 1985-10-08 Fujitsu Ltd 薄膜トランジスタ
JPH0244256B2 (ja) 1987-01-28 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn2o5deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPS63210023A (ja) 1987-02-24 1988-08-31 Natl Inst For Res In Inorg Mater ＩｎＧａＺｎ↓４Ｏ↓７で示される六方晶系の層状構造を有する化合物およびその製造法
JPH0244260B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn5o8deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244258B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn3o6deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244262B2 (ja) 1987-02-27 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn6o9deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244263B2 (ja) 1987-04-22 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn7o10deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH05251705A (ja) 1992-03-04 1993-09-28 Fuji Xerox Co Ltd 薄膜トランジスタ
JP3298974B2 (ja) 1993-03-23 2002-07-08 電子科学株式会社 昇温脱離ガス分析装置
EP1335419A3 (en) 1994-06-15 2003-08-27 Seiko Epson Corporation Fabrication method for a thin film semiconductor device, the thin film semiconductor device itself, liquid crystal display, and electronic device
US5834827A (en) 1994-06-15 1998-11-10 Seiko Epson Corporation Thin film semiconductor device, fabrication method thereof, electronic device and its fabrication method
JP3479375B2 (ja) 1995-03-27 2003-12-15 科学技術振興事業団 亜酸化銅等の金属酸化物半導体による薄膜トランジスタとｐｎ接合を形成した金属酸化物半導体装置およびそれらの製造方法
KR100394896B1 (ko) 1995-08-03 2003-11-28 코닌클리케 필립스 일렉트로닉스 엔.브이. 투명스위칭소자를포함하는반도체장치
JP3625598B2 (ja) 1995-12-30 2005-03-02 三星電子株式会社 液晶表示装置の製造方法
KR100381828B1 (ko) * 1996-06-06 2003-08-25 세이코 엡슨 가부시키가이샤 박막트랜지스터제조방법,그것을사용한액정표시장치및전자기기
JP4170454B2 (ja) 1998-07-24 2008-10-22 Ｈｏｙａ株式会社 透明導電性酸化物薄膜を有する物品及びその製造方法
JP2000150861A (ja) 1998-11-16 2000-05-30 Tdk Corp 酸化物薄膜
JP3276930B2 (ja) 1998-11-17 2002-04-22 科学技術振興事業団 トランジスタ及び半導体装置
JP4307635B2 (ja) * 1999-06-22 2009-08-05 株式会社半導体エネルギー研究所 半導体装置の作製方法
TW460731B (en) 1999-09-03 2001-10-21 Ind Tech Res Inst Electrode structure and production method of wide viewing angle LCD
US6835669B2 (en) * 2000-07-21 2004-12-28 Canon Sales Co., Inc. Film forming method, semiconductor device and semiconductor device manufacturing method
JP4089858B2 (ja) 2000-09-01 2008-05-28 国立大学法人東北大学 半導体デバイス
KR20020038482A (ko) 2000-11-15 2002-05-23 모리시타 요이찌 박막 트랜지스터 어레이, 그 제조방법 및 그것을 이용한표시패널
JP3997731B2 (ja) 2001-03-19 2007-10-24 富士ゼロックス株式会社 基材上に結晶性半導体薄膜を形成する方法
JP2002289859A (ja) 2001-03-23 2002-10-04 Minolta Co Ltd 薄膜トランジスタ
JP4090716B2 (ja) 2001-09-10 2008-05-28 雅司 川崎 薄膜トランジスタおよびマトリクス表示装置
JP3925839B2 (ja) 2001-09-10 2007-06-06 シャープ株式会社 半導体記憶装置およびその試験方法
JP2003124117A (ja) * 2001-10-16 2003-04-25 Sharp Corp 半導体装置および半導体装置の製造方法
EP1443130B1 (en) 2001-11-05 2011-09-28 Japan Science and Technology Agency Natural superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film
JP4164562B2 (ja) 2002-09-11 2008-10-15 独立行政法人科学技術振興機構 ホモロガス薄膜を活性層として用いる透明薄膜電界効果型トランジスタ
JP4083486B2 (ja) 2002-02-21 2008-04-30 独立行政法人科学技術振興機構 ＬｎＣｕＯ（Ｓ，Ｓｅ，Ｔｅ）単結晶薄膜の製造方法
CN1445821A (zh) 2002-03-15 2003-10-01 三洋电机株式会社 ZnO膜和ZnO半导体层的形成方法、半导体元件及其制造方法
JP3933591B2 (ja) 2002-03-26 2007-06-20 淳二 城戸 有機エレクトロルミネッセント素子
US7339187B2 (en) 2002-05-21 2008-03-04 State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University Transistor structures
JP2004022625A (ja) 2002-06-13 2004-01-22 Murata Mfg Co Ltd 半導体デバイス及び該半導体デバイスの製造方法
US7105868B2 (en) 2002-06-24 2006-09-12 Cermet, Inc. High-electron mobility transistor with zinc oxide
US7067843B2 (en) 2002-10-11 2006-06-27 E. I. Du Pont De Nemours And Company Transparent oxide semiconductor thin film transistors
JP4166105B2 (ja) 2003-03-06 2008-10-15 シャープ株式会社 半導体装置およびその製造方法
JP2004273732A (ja) 2003-03-07 2004-09-30 Sharp Corp アクティブマトリクス基板およびその製造方法
JP4108633B2 (ja) 2003-06-20 2008-06-25 シャープ株式会社 薄膜トランジスタおよびその製造方法ならびに電子デバイス
US7262463B2 (en) 2003-07-25 2007-08-28 Hewlett-Packard Development Company, L.P. Transistor including a deposited channel region having a doped portion
US7282782B2 (en) 2004-03-12 2007-10-16 Hewlett-Packard Development Company, L.P. Combined binary oxide semiconductor device
US7145174B2 (en) 2004-03-12 2006-12-05 Hewlett-Packard Development Company, Lp. Semiconductor device
US20070194379A1 (en) 2004-03-12 2007-08-23 Japan Science And Technology Agency Amorphous Oxide And Thin Film Transistor
US7297977B2 (en) 2004-03-12 2007-11-20 Hewlett-Packard Development Company, L.P. Semiconductor device
US7211825B2 (en) 2004-06-14 2007-05-01 Yi-Chi Shih Indium oxide-based thin film transistors and circuits
JP2006100760A (ja) 2004-09-02 2006-04-13 Casio Comput Co Ltd 薄膜トランジスタおよびその製造方法
US7285501B2 (en) 2004-09-17 2007-10-23 Hewlett-Packard Development Company, L.P. Method of forming a solution processed device
US7298084B2 (en) 2004-11-02 2007-11-20 3M Innovative Properties Company Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes
AU2005302963B2 (en) 2004-11-10 2009-07-02 Cannon Kabushiki Kaisha Light-emitting device
US7453065B2 (en) 2004-11-10 2008-11-18 Canon Kabushiki Kaisha Sensor and image pickup device
US7791072B2 (en) 2004-11-10 2010-09-07 Canon Kabushiki Kaisha Display
EP1815530B1 (en) 2004-11-10 2021-02-17 Canon Kabushiki Kaisha Field effect transistor employing an amorphous oxide
EP2453480A2 (en) 2004-11-10 2012-05-16 Canon Kabushiki Kaisha Amorphous oxide and field effect transistor
US7863611B2 (en) 2004-11-10 2011-01-04 Canon Kabushiki Kaisha Integrated circuits utilizing amorphous oxides
US7829444B2 (en) 2004-11-10 2010-11-09 Canon Kabushiki Kaisha Field effect transistor manufacturing method
US7579224B2 (en) 2005-01-21 2009-08-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a thin film semiconductor device
TWI412138B (zh) 2005-01-28 2013-10-11 半導體能源研究所股份有限公司 半導體裝置，電子裝置，和半導體裝置的製造方法
TWI481024B (zh) 2005-01-28 2015-04-11 半導體能源研究所股份有限公司 半導體裝置，電子裝置，和半導體裝置的製造方法
US7858451B2 (en) 2005-02-03 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Electronic device, semiconductor device and manufacturing method thereof
US7948171B2 (en) 2005-02-18 2011-05-24 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20060197092A1 (en) 2005-03-03 2006-09-07 Randy Hoffman System and method for forming conductive material on a substrate
US8681077B2 (en) 2005-03-18 2014-03-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and display device, driving method and electronic apparatus thereof
US7544967B2 (en) 2005-03-28 2009-06-09 Massachusetts Institute Of Technology Low voltage flexible organic/transparent transistor for selective gas sensing, photodetecting and CMOS device applications
US7645478B2 (en) 2005-03-31 2010-01-12 3M Innovative Properties Company Methods of making displays
US8300031B2 (en) 2005-04-20 2012-10-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element
JP2006344849A (ja) 2005-06-10 2006-12-21 Casio Comput Co Ltd 薄膜トランジスタ
US7402506B2 (en) 2005-06-16 2008-07-22 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7691666B2 (en) 2005-06-16 2010-04-06 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7507618B2 (en) 2005-06-27 2009-03-24 3M Innovative Properties Company Method for making electronic devices using metal oxide nanoparticles
KR100711890B1 (ko) 2005-07-28 2007-04-25 삼성에스디아이 주식회사 유기 발광표시장치 및 그의 제조방법
JP2007059128A (ja) 2005-08-23 2007-03-08 Canon Inc 有機ｅｌ表示装置およびその製造方法
JP5116225B2 (ja) 2005-09-06 2013-01-09 キヤノン株式会社 酸化物半導体デバイスの製造方法
JP4280736B2 (ja) 2005-09-06 2009-06-17 キヤノン株式会社 半導体素子
JP2007073705A (ja) 2005-09-06 2007-03-22 Canon Inc 酸化物半導体チャネル薄膜トランジスタおよびその製造方法
JP4850457B2 (ja) 2005-09-06 2012-01-11 キヤノン株式会社 薄膜トランジスタ及び薄膜ダイオード
JP5064747B2 (ja) 2005-09-29 2012-10-31 株式会社半導体エネルギー研究所 半導体装置、電気泳動表示装置、表示モジュール、電子機器、及び半導体装置の作製方法
EP3614442A3 (en) 2005-09-29 2020-03-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having oxide semiconductor layer and manufactoring method thereof
JP5078246B2 (ja) 2005-09-29 2012-11-21 株式会社半導体エネルギー研究所 半導体装置、及び半導体装置の作製方法
JP5037808B2 (ja) 2005-10-20 2012-10-03 キヤノン株式会社 アモルファス酸化物を用いた電界効果型トランジスタ、及び該トランジスタを用いた表示装置
CN101667544B (zh) 2005-11-15 2012-09-05 株式会社半导体能源研究所 半导体器件及其制造方法
TWI292281B (en) 2005-12-29 2008-01-01 Ind Tech Res Inst Pixel structure of active organic light emitting diode and method of fabricating the same
US7867636B2 (en) 2006-01-11 2011-01-11 Murata Manufacturing Co., Ltd. Transparent conductive film and method for manufacturing the same
JP4977478B2 (ja) 2006-01-21 2012-07-18 三星電子株式会社 ＺｎＯフィルム及びこれを用いたＴＦＴの製造方法
US7576394B2 (en) 2006-02-02 2009-08-18 Kochi Industrial Promotion Center Thin film transistor including low resistance conductive thin films and manufacturing method thereof
US7977169B2 (en) 2006-02-15 2011-07-12 Kochi Industrial Promotion Center Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof
KR20070101595A (ko) 2006-04-11 2007-10-17 삼성전자주식회사 ＺｎＯ ＴＦＴ
US20070252928A1 (en) 2006-04-28 2007-11-01 Toppan Printing Co., Ltd. Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof
US20070287221A1 (en) 2006-06-12 2007-12-13 Xerox Corporation Fabrication process for crystalline zinc oxide semiconductor layer
JP5028033B2 (ja) 2006-06-13 2012-09-19 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4999400B2 (ja) 2006-08-09 2012-08-15 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4609797B2 (ja) 2006-08-09 2011-01-12 Ｎｅｃ液晶テクノロジー株式会社 薄膜デバイス及びその製造方法
JP4332545B2 (ja) 2006-09-15 2009-09-16 キヤノン株式会社 電界効果型トランジスタ及びその製造方法
JP5164357B2 (ja) 2006-09-27 2013-03-21 キヤノン株式会社 半導体装置及び半導体装置の製造方法
JP4274219B2 (ja) 2006-09-27 2009-06-03 セイコーエプソン株式会社 電子デバイス、有機エレクトロルミネッセンス装置、有機薄膜半導体装置
US7622371B2 (en) 2006-10-10 2009-11-24 Hewlett-Packard Development Company, L.P. Fused nanocrystal thin film semiconductor and method
US7772021B2 (en) 2006-11-29 2010-08-10 Samsung Electronics Co., Ltd. Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays
JP2008140684A (ja) 2006-12-04 2008-06-19 Toppan Printing Co Ltd カラーｅｌディスプレイおよびその製造方法
JP2008159640A (ja) * 2006-12-20 2008-07-10 Seiko Epson Corp ゲート絶縁膜、ゲート絶縁膜の製造方法、ゲート絶縁膜の評価方法、半導体素子、電子デバイスおよび電子機器
KR101303578B1 (ko) 2007-01-05 2013-09-09 삼성전자주식회사 박막 식각 방법
US8207063B2 (en) 2007-01-26 2012-06-26 Eastman Kodak Company Process for atomic layer deposition
KR100851215B1 (ko) 2007-03-14 2008-08-07 삼성에스디아이 주식회사 박막 트랜지스터 및 이를 이용한 유기 전계 발광표시장치
US7795613B2 (en) 2007-04-17 2010-09-14 Toppan Printing Co., Ltd. Structure with transistor
KR101325053B1 (ko) 2007-04-18 2013-11-05 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 이의 제조 방법
KR20080094300A (ko) 2007-04-19 2008-10-23 삼성전자주식회사 박막 트랜지스터 및 그 제조 방법과 박막 트랜지스터를포함하는 평판 디스플레이
KR101334181B1 (ko) 2007-04-20 2013-11-28 삼성전자주식회사 선택적으로 결정화된 채널층을 갖는 박막 트랜지스터 및 그제조 방법
US8274078B2 (en) 2007-04-25 2012-09-25 Canon Kabushiki Kaisha Metal oxynitride semiconductor containing zinc
KR101345376B1 (ko) 2007-05-29 2013-12-24 삼성전자주식회사 ＺｎＯ 계 박막 트랜지스터 및 그 제조방법
US8202365B2 (en) 2007-12-17 2012-06-19 Fujifilm Corporation Process for producing oriented inorganic crystalline film, and semiconductor device using the oriented inorganic crystalline film
JP4623179B2 (ja) 2008-09-18 2011-02-02 ソニー株式会社 薄膜トランジスタおよびその製造方法
JP5451280B2 (ja) 2008-10-09 2014-03-26 キヤノン株式会社 ウルツ鉱型結晶成長用基板およびその製造方法ならびに半導体装置
KR101610606B1 (ko) 2009-07-03 2016-04-07 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치의 제작 방법
WO2011058913A1 (en) 2009-11-13 2011-05-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
KR101623961B1 (ko) * 2009-12-02 2016-05-26 삼성전자주식회사 트랜지스터와 그 제조방법 및 트랜지스터를 포함하는 전자소자
WO2011108374A1 (en) 2010-03-05 2011-09-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
KR20200052993A (ko) 2010-12-03 2020-05-15 가부시키가이샤 한도오따이 에네루기 켄큐쇼 산화물 반도체막 및 반도체 장치
JP2013149953A (ja) 2011-12-20 2013-08-01 Semiconductor Energy Lab Co Ltd 半導体装置及び半導体装置の作製方法
US8901556B2 (en) 2012-04-06 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Insulating film, method for manufacturing semiconductor device, and semiconductor device
JP6059566B2 (ja) 2012-04-13 2017-01-11 株式会社半導体エネルギー研究所 半導体装置の作製方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009224479A (ja) * 2008-03-14 2009-10-01 Fujifilm Corp 薄膜電界効果型トランジスタおよびその製造方法
JP2010087518A (ja) * 2008-10-01 2010-04-15 Samsung Electronics Co Ltd インバータ及びその動作方法並びにインバータを含む論理回路
JP2011103370A (ja) * 2009-11-11 2011-05-26 Mitsubishi Electric Corp 薄膜トランジスタおよびその製造方法

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10490572B2 (en) 2014-06-20 2019-11-26 Semiconductor Energy Laboratory Co., Ltd. Transistor including indium in vicinity of interface between insulating films
US11282865B2 (en) 2014-06-20 2022-03-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including indium at insulating film interface
WO2016128853A1 (en) * 2015-02-09 2016-08-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic component, and electronic device
JP2016149550A (ja) * 2015-02-09 2016-08-18 株式会社半導体エネルギー研究所 半導体装置、電子部品および電子機器
US9729148B2 (en) 2015-02-09 2017-08-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic component, and electronic device
US10068890B2 (en) 2015-02-09 2018-09-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic component, and electronic device

Also Published As

Publication number Publication date
US20130270550A1 (en) 2013-10-17
US9054200B2 (en) 2015-06-09
JP6128906B2 (ja) 2017-05-17
TWI623105B (zh) 2018-05-01
JP2013236059A (ja) 2013-11-21
KR102107255B1 (ko) 2020-05-06
TW201405829A (zh) 2014-02-01
KR20150005919A (ko) 2015-01-15

Similar Documents

Publication Publication Date Title
US12414334B2 (en) Insulating film, method for manufacturing semiconductor device, and semiconductor device
US9054200B2 (en) Semiconductor device
JP6505769B2 (ja) 半導体装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13775702

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 20147028390

Country of ref document: KR

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13775702

Country of ref document: EP

Kind code of ref document: A1