Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/83—Electrodes
  • H10H20/831—Electrodes characterised by their shape
  • H10H20/8312—Electrodes characterised by their shape extending at least partially through the bodies
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/815—Bodies having stress relaxation structures, e.g. buffer layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/814—Bodies having reflecting means, e.g. semiconductor Bragg reflectors
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/816—Bodies having carrier transport control structures, e.g. highly-doped semiconductor layers or current-blocking structures
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/81—Bodies
  • H10H20/819—Bodies characterised by their shape, e.g. curved or truncated substrates
  • H10H20/82—Roughened surfaces, e.g. at the interface between epitaxial layers
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/01—Manufacture or treatment
  • H10H20/011—Manufacture or treatment of bodies, e.g. forming semiconductor layers
  • H10H20/013—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
  • H10H20/0133—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials
  • H10H20/01335—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials the light-emitting regions comprising nitride materials
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/01—Manufacture or treatment
  • H10H20/011—Manufacture or treatment of bodies, e.g. forming semiconductor layers
  • H10H20/018—Bonding of wafers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
  • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
  • H10H20/80—Constructional details
  • H10H20/85—Packages
  • H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls

Definitions

• the invention relates to a method for producing an optoelectronic component and to an optoelectronic component.
• Optoelectronic components often also referred to as light-emitting diodes or light-emitting diode chips, have an increasing number of different possible applications, which have recently increased the demand for such components.
• Light emitting diodes are increasingly being used, among other things, as lamps in the automotive sector, but also in industrial and domestic applications. Consequently, it comes next to the technical characteristics such as low power consumption or a long life on the most cost-effective production in large quantities.
• a growth substrate made of sapphire is used for the production of optoelectronic components based on gallium nitride / indium gallium nitride, which is used in subsequent process steps, for example by a laser beam. Liftoff process is resolved again.
• the further process steps can also generate voltages within the optoelectronic component, which can reduce the efficiency of the component but also the manufacturing yield.
• the invention represents a solution which makes possible the silicon production technology known from other fields for the production of optoelectronic highly efficient components.
• a growth substrate which contains or even consists of silicon.
• Silicon-containing material as a growth substrate has a first thermal expansion coefficient.
• a multilayer buffer layer sequence is applied to the growth substrate.
• a layer sequence having a second thermal expansion coefficient different from the first thermal expansion coefficient is deposited epitaxially on the multilayered buffer layer sequence.
• the sequence also includes an active layer suitable for emitting electromagnetic radiation.
• the multilayered buffer layer sequence reduces stresses in the layer sequence due to different thermal expansions of the growth substrate and the layer sequence.
• the multi-layered buffer layer sequence thus acts as a buffer layer to compensate for the different thermal expansions.
• a carrier substrate is applied to the epitaxially grown layer sequence and the growth substrate is removed.
• the growth substrate is peeled off, while the multilayered buffer layer sequence remains on the epitaxially deposited layer sequence.
• This is now structured in order to increase a coupling-out of electromagnetic radiation generated during operation from the epitaxially deposited layer sequence.
• the layer sequence is electrically contacted on the back side and bond contacts are formed.
• the multi-layer buffer layer sequence is thus used for light extraction.
• contacting of the epitaxially deposited layer sequence takes place through the buffer structure or on a side of the epitaxially deposited layer sequence which faces away from the multilayered buffer layer sequence.
• the poorly conducting multilayer buffer layer sequence does not have to be severed. Rather, the epitaxially deposited layer sequence can be contacted directly via contact holes or supply lines. On the one hand, this enables a low forward voltage of the optoelectronic component with a simultaneous efficient light coupling and a good current widening if necessary
• the thin-film technology can be used.
• the term thin-film technology means a technology for producing a thin-film light-emitting diode chip.
• a thin-film light-emitting diode chip is characterized by at least one of the following characteristic features: a main surface of the radiation-generating semiconductor layer sequence facing a carrier element, in particular the carrier substrate, which is in particular a radiation-generating epitaxial layer sequence, is a applied or formed reflecting layer which reflects back at least a part of the electromagnetic radiation generated in the semiconductor layer sequence in this; the thin-film light-emitting diode chip has a carrier element, which is not the growth substrate on which the semiconductor layer sequence has been epitaxially grown, but a separate carrier element that has subsequently been attached to the semiconductor layer sequence; the semiconductor layer sequence has a thickness in the range of 20 ⁇ m or less, in particular in the range of 10 ⁇ m or less; - The semiconductor layer sequence is free of a growth substrate.
• free from a growth substrate means that a growth substrate which may be used for growth is removed from the semiconductor layer sequence or at least heavily thinned. In particular, it is so thinned that it alone or together with the epitaxial layer sequence is not self-supporting; and the semiconductor layer sequence contains at least one semiconductor layer with at least one surface, which has a throughput. In the ideal case, this results in an approximately ergodic distribution of the light in the semiconductor layer sequence, that is to say that it has as godlike a stochastic scattering behavior as possible.
• a basic principle of a thin-film light-emitting diode chip is described, for example, in the publication I. Schnitzer et al. , Appl. Phys. Lett. 63 (16) 18 October 1993, pages 2174 - 2176, the disclosure of which is hereby incorporated by reference.
• Examples of thin-film light-emitting diode chips are described in the publications EP 0905797 A2 and WO 02/13281 A1, the disclosure content of which is hereby also incorporated by reference.
• a thin-film light-emitting diode chip is, to a good approximation, a lambda surface radiator and is therefore suitable, for example, well for use in a headlight, for example a motor vehicle headlight.
• the material of the epitaxially deposited layer sequence is based on a nitride compound semiconductor.
• a material of the epitaxially deposited layer sequences has a thermal expansion coefficient which is clearly different from the thermal expansion coefficient of the silicon-containing growth substrate.
• a direct deposition of the layer sequence on the silicon-containing growth substrate occurs due to the high temperature gradients during the manufacturing process to thermal stresses that can lead to damage and in the worst case to break the thin epitaxially deposited layer sequence.
• a multilayered buffer layer sequence is applied between the growth substrate and the epitaxially deposited layer sequence.
• This multilayer buffer layer sequence preferably comprises partial layers of gallium nitride and aluminum nitride. This serves to reduce the induced by the manufacturing process thermal stresses due to the different expansion coefficients.
• the buffer layer sequence may comprise a first sub-buffer layer and at least one second sub-buffer layer. It expediently contains a multiplicity of first and second partial buffer layers, which are arranged one above the other to form a multilayer coating sequence.
• the materials of the partial buffer layers may also have different thermal expansion coefficients.
• it may be provided to use a material of a first partial buffer layer, which is slightly stressed when applied to the second partial buffer layer.
• a thermal stress in the epitaxially deposited layer sequence can thus be prevented, since the sub-buffer layers serve as dampers or sacrificial layers for such stresses.
• An occurring strain in the epitaxial layer sequence continues into the already slightly stressed partial buffer layer. There, the partial buffer layer can crack or break, whereby the strain is reduced without the epitaxial layer sequence structurally changed significantly. It may be expedient to form at least one of the two partial buffer layers with a material which is also used for the production of the epitaxially deposited layer sequence.
• a nitride-based compound semiconductor such as gallium nitride can also be used as a material of the multilayered buffer layer sequence in a partial buffer layer.
• a nitride-based compound semiconductor such as gallium nitride
• aluminum nitride is suitable as the material of the second partial buffer layer.
• the multilayer buffer layer sequence has the advantage that different technologies can now be used to remove the growth substrate.
• the growth substrate may be etched away for removal, wherein the multilayer buffer layer sequence may serve as an etch stop layer.
• the growth substrate is removed based on silicon by wet chemical etching.
• the structuring of the multilayer buffer layer sequence can likewise be effected by etching. It is possible to do this
• Buffer layer sequence to provide well-defined structures.
• a random structuring for example, by roughening with a thickness of 0 .mu.m to 3 .mu.m (typically 1 micron to 2 microns) are performed.
• a thickness of the multilayered buffer layer sequence typically 1 ⁇ m to 5 ⁇ m (typically 2 ⁇ m to 4 ⁇ m)
• a mirror layer is deposited on the epitaxially grown layer sequence prior to the application of the carrier substrate.
• the mirror layer may comprise, for example, a reflective metal such as silver, but also aluminum or other highly reflective materials.
• the mirror layer is encapsulated after deposition on the epitaxially grown layer sequence, that is surrounded by an insulating material. This prevents premature aging of the mirror layer, for example by oxidation.
• a connection to the epitaxially grown layer sequence is achieved, for example, by targeted etching through the buffer layer.
• Such an etching process may include, for example, an RIE (Reactive Ion Etching), ICP, but also the chemical etching process, for example with phosphoric acid (H3PO4).
• RIE Reactive Ion Etching
• ICP ICP
• H3PO4 phosphoric acid
• the poorly conducting multilayer buffer layer is thus severed and a contact is formed directly on a highly conductive current spreading layer of the epitaxially grown layer sequence.
• chemical removal is difficult because the different sub-layers of the buffer layer sequence are very thin and therefore the etching process is expensive.
• the epitaxial layer sequence is as well, as a result of which the etching process is difficult to control overall, since the etching process should stop as precisely as possible at the current spreading layer or the first layer adjoining the buffer layer sequence.
• the contacts are introduced on the back side. According to the invention, it is thus proposed that the coupling-out function of the layers be generated
• a hole with an opening on the side of the epitaxially grown layer sequence facing away from the multilayer buffer layer.
• An insulating layer on sidewalls of the hole prevents unwanted shorting.
• the hole is filled with a conductive material, so that at least in a bottom region of the hole, an electrical contact of the epitaxially grown layer sequence is produced. It is expedient if the hole passes through partial layers and in particular the active layer of the epitaxially grown layer sequence.
• each sub-layer of the epitaxially grown layer sequence be contacted when the hole ends in the layer to be contacted and the side walls of the hole are provided with an insulating material for the prevention of short circuits. Finally, a bonding contact is formed, which is connected to the conductive material of the hole.
• a through hole is produced through the carrier substrate, wherein the side walls of the through hole are provided with an insulating material.
• the hole in the carrier substrate is formed so that it exposes conductive layers between the epitaxially grown layer sequence and the carrier substrate. Subsequently, the hole is filled with an electrically conductive material.
• electrically conductive layers can be contacted between the epitaxially grown layer sequence and the carrier substrate. These layers in turn serve for contacting the individual partial layers of the epitaxially grown layer sequence.
• the method is particularly suitable if the growth substrate comprises a semiconductor material, in particular silicon.
• silicon is a well-scalable technology, so that optoelectronic components can also be produced in large quantities. Due to the thermal expansion coefficients of the silicon and the layer sequence that the optoelectronic component has for emitting light, the additional application of a multilayer buffer layer follows suitably between the epitaxially grown layer sequence and the silicon-comprising carrier substrate in order to avoid thermal stresses.
• a growth substrate made of silicon can be removed in a particularly simple manner by wet-chemical methods, so that here a mechanical load of the optoelectronic component is reduced.
• an optoelectronic component which comprises an epitaxially grown layer sequence which has an active layer suitable for the emission of electromagnetic radiation.
• electromagnetic radiation is emitted in the direction of a first surface of the epitaxially grown layer sequence.
• the optoelectronic component further comprises a multilayer structured buffer layer sequence on the surface of the epitaxially grown layer sequence.
• This multilayer buffer layer sequence serves to increase the light extraction efficiency in an operation of the component.
• contact elements are provided which can be arranged on a side remote from the light emission side of the component.
• the multilayered buffer layer sequence is removed in partial regions and there a contact pad is arranged, which directly contacts the epitaxially grown layer sequence or current spreading layers of the epitaxially grown layer sequence.
• the multilayered buffer layer sequence for light extraction has already been produced before the production of the epitaxially deposited layer sequence.
• the multilayered buffer layer sequence has the same material as a partial layer of the epitaxially grown layer sequence.
• FIG. 1 shows an exemplary embodiment of an epitaxially grown layer sequence on a growth substrate during the production process
• FIG. 2 shows a further step in the production process of an optoelectronic component
• FIG. 3 shows a third step of the production process of an optoelectronic component after the removal of the growth substrate
• FIG. 4 shows a fourth step of the production process of the optoelectronic component with a contact on the surface of the component
• FIG. 5 shows a second embodiment of a method for producing an optoelectronic component
• FIG. 6 shows a first embodiment of an optoelectronic component which is produced according to the proposed production method
• FIG. 7 shows a second embodiment of an optoelectronic component according to the proposed production method
• FIG. 8 shows a third embodiment of an optoelectronic component according to the proposed production method
• FIG. 9 shows a section of an optoelectronic component during the manufacturing process for explaining the multilayer buffer structure.
• FIG. 1 shows an optoelectronic component during the production process according to the proposed principle.
• a silicon wafer is provided as the growth substrate 10.
• the optoelectronic component should be made of a III-V compound semiconductor. be taken. This has a different thermal expansion coefficient compared to silicon.
• MOVPE Metal Organic Vapor Phase Epitaxy
• organometallic gas phase epitaxy temperatures in the range of several hundred degrees Celsius, up to about 700 ° C - 800 ° C are used. This can lead to large temperature gradients during the manufacturing process.
• MBE or HVPE which operate at temperatures of 1100 ° C.
• the silicon growth substrate 10 may be significantly cooler due to its larger mass than the layers deposited thereon. For this reason, a direct epitaxial deposition of a layer sequence for the emission of electromagnetic radiation onto silicon is associated with great difficulties, since the different thermal expansion coefficients can lead to stresses in the deposited layer sequence. These become so large that layers break or break, damaging the device at the atomic level. This reduces the efficiency of the component and can also fail completely depending on the damage.
• a multilayer buffer structure 11 is grown between the growth substrate 10 and the epitaxial layer sequence 2 to be deposited later. This serves to adapt the different coefficients of thermal expansion to one another and thus to reduce potential stresses in the epitaxial layer sequence 2 to be deposited later.
• the growth substrate 10 made of silicon is oriented in the (111) direction, but other spatial orientations of the growth substrate are also possible. For example, the (100) or the (110) and higher spatial orientations are also suitable.
• a multilayer buffer structure 11 of AlN and GaN is applied alternately.
• a first layer IIA of the multilayer buffer layer 11 of aluminum nitride AlN is deposited.
• Aluminum nitride is an insulator that still has good thermal thermal conductivity.
• layers of gallium nitride HF to HI alternate with others
• Gallium nitride grows compressively on aluminum nitride, ie the deposition of gallium nitride on aluminum nitride leads to a slight strain on the gallium nitride layers.
• the individual gallium nitride layers HF to HI form sacrificial layers, which are slightly stressed due to the different lattice constants of AlN and GaN.
• the inherent stress compensates for further thermal stress (expansion or shrinkage) due to different coefficients of expansion in which the sacrificial layers absorb the additionally thermally induced stresses.
• a layer of aluminum nitride is again deposited as the last layer HE.
• the thickness of the sub-layers of the multi-layered buffer structure 11 may be different.
• the precipitated material will be significantly thicker than the other partial buffer layers.
• the multilayered buffer structure can also be used to compensate for unevenness on the surface of the growth substrate 10 in addition to a reduction of the thermal expansion during the following manufacturing process steps. This creates the most uniform possible surface for the later process step of an epitaxial deposition of the light-emitting layer sequence.
• a highly conductive current expansion layer 12A is applied on top of the last sub-layer HE of the multilayer buffer layer.
• this may be a metal or even a thin layer of highly doped gallium nitride. This has a low lateral resistance and is used to allow a possible uniform current distribution in the still to be deposited layers of the layer sequence 12 at a later contact.
• a layer sequence is now deposited which, in an operation of the optoelectronic component, comprises the active layer suitable for light emission.
• a III / V compound semiconductor material can be used.
• a compound semiconductor based on gallium nitride which is also used for the multilayered buffer layer sequence, is suitable for this purpose.
• a III / V compound semiconductor material comprises at least one element of the third main group such as B, Al, Ga, In, and a fifth main group element such as N, P, As.
• the term "III / V compound semiconductor material” includes the group of binary, ternary or quaternary compounds which at least one element from the third main group and at least one element from the fifth main group, for example, nitride and phosphide compound semiconductors. Such a binary, ternary or quaternary compound may also have, for example, one or more dopants and additional constituents.
• nitride compound semiconductor material in the present context means that the semiconductor layer sequence or at least a part thereof, particularly preferably at least the active zone, a nitride compound semiconductor material, for example GaN, Al n Gai_ n N, In n Ga ] __ n N or Al n Ga 1n In ⁇ _ n _ m N has or consists of, where 0 ⁇ n ⁇ 1, 0 ⁇ m ⁇ 1 and n + m ⁇ 1.
• This material does not necessarily have a mathematically exact composition of the above Have formula. Rather, it may, for example, have one or more dopants and additional constituents.
• a nitride compound semiconductor material always includes nitrogen or a nitrogen compound.
• II / VI compound semiconductor materials which have at least one element from the second main group, such as, for example, De, Mg, Ca, Sr and a material from the sixth main group, for example O, S, Se.
• II / VI compound semiconductor materials which have at least one element from the second main group, such as, for example, De, Mg, Ca, Sr and a material from the sixth main group, for example O, S, Se.
• an II / VI compound semiconductor materials which have at least one element from the second main group, such as, for example, De, Mg, Ca, Sr and a material from the sixth main group, for example O, S, Se.
• an II / VI compound semiconductor materials which have at least one element from the second main group, such as, for example, De, Mg, Ca, Sr and a material from the sixth main group, for example O, S, Se.
• an II / VI compound semiconductor materials which have at least one element from the second main group, such as, for example, De, Mg, Ca, Sr and
• a compound semiconductor material is a binary, ternary or quaternary compound comprising at least one element from the second main group and at least one element from the sixth Main group includes.
• such compounds may include dopants.
• the II / VI compound semiconductor materials include, for example, ZnO, ZnMgO, CdS, CnCdS and MgBeO.
• the semiconductor layer sequence 2 has an n-doped first sub-layer grown on a current spreading layer adjacent to the multilayer buffer layer. On the n-doped layer, another more p-doped sublayer is deposited. Between the two differently doped partial layers, a charge carrier-depleted zone is formed, which is referred to as a pn junction. In this zone, the extent of which depends essentially on the doping concentration of the two partial layers, charge carrier recombination takes place during operation of the optoelectronic component. In this electromagnetic radiation is emitted in all directions.
• the electromagnetic radiation is decoupled by the buffer layer sequence 11, which is to be structured later.
• an additional mirror layer 22 is mounted on the epitaxial layer sequence 2, which has a high reflection coefficient.
• the mirror layer 22 is subject to aging processes, which are caused for example by oxidation, with oxygen or by means of moisture. In order to reduce this aging process as much as possible, the mirror layer 22 of a insulating material 23 completely surrounded and encapsulated.
• FIG. 2 shows a schematic representation of the optoelectronic component in this process stage.
• the growth substrate 10 is removed from silicon. This can be done by an etching process, for example via wet chemical etching.
• a chemical method has the advantage that the detachment of the growth substrate 10 takes place much more gently with regard to mechanical loads for the sequence of layers 2.
• the multi-layered buffer layer 11 acts as a natural etch stop layer in an etching process which selectively etches the material of the growth substrate 10.
• the buffer layer 11 may be randomly patterned by partially etching it.
• periodic structures in the form of pyramids, hills or the like of the buffer layer 11 may also be provided in the subregions 17. The etching results in a non-planar surface, which facilitates light extraction.
• the buffer layer rich 17 deliberately or untargeted roughen.
• 1 ⁇ m high pyramids can be generated by selectively removing the multilayer buffer layer. These pyramids and the roughening in the buffer layer 11 serve for light extraction in a later operation of the optoelectronic component. In other words, upon detachment of the growth substrate 10, the buffer layer 11 is not removed, but left on the layer sequence as Lichtauskoppeltik. This saves process steps in the production process as well as the formation of an additional light extraction layer on top of the epitaxially grown layer sequence 2.
• the roughened surface is shown highly overdriven. Nevertheless, it is possible to remove the buffer layer in partial areas and also to structure parts of the epitaxially grown layer sequence 2 underneath.
• additional partial regions 11 'of the multilayer buffer layer sequence are provided, in which contact elements are formed later. 4, the partial regions 11 'of the multilayer buffer sequence are etched in order to form a trench. The latter passes completely through the multilayered buffer layer sequence 11 and thus contacts the underlying partial layers of the epitaxial layer sequence 2 '. Subsequently, the trench is filled with a material and a contact pad 18 is formed. The contact pad 18 electrically contacts the epitaxial layer sequence 2 by completely cutting through the electrically poorly conducting multilayer buffer layer sequence 11 '. In the exemplary embodiment of FIG. 4, the contact pad makes contact with the highly doped gallium nitride Layer which serves as a current-spreading layer of the layer sequence 2 'and is shown in FIG. 9 as layer 12A.
• FIG. 5 shows a further embodiment of a production process of an optoelectronic component according to the proposed principle
• the epitaxial layer sequence 2 comprises an n-doped first partial layer 12, for example of n-doped gallium nitride, and a p-doped second partial layer 14.
• the pn junction 13 forms between the two partial layers 12 and 14.
• the optoelectronic component is realized by a single layer sequence.
• a single pn junction however, several superimposed pn junctions are possible.
• various materials can be used to make individual pn junctions to produce light of different wavelengths.
• the individual partial layers 12 and 14 may comprise further current spreading and charge carrier transport or blocking layers.
• a multiplicity of holes 50 are introduced into the epitaxially grown layer sequence 2 according to FIG. As shown, these holes extend through the sublayers 14 and 13 and end in the n-doped first sub-layer 12. They are used for electrical contacting of the sub-layer 12.
• a first contact layer 60 is deposited on the surface to contact the sub-layer 14.
• the first contact layer 60 may comprise a specular material and thus simultaneously serve as a reflection layer. Alternatively, it may be formed with a transparent conductive oxide, for example ITO.
• An insulation 53 on the underside of the first contact layer 60 prevents a short circuit between the electrically conductive material 45 and the first contact layer 60.
• a second contact layer 40 is applied, which is in electrically conductive connection with the material 45 in the holes 50 , Thus, a second contact layer 40 is formed, which may be guided below the optoelectronic component to the outside to corresponding contact elements.
• the first contact layer 60 is formed with a transparent conductive oxide
• the second contact layer 40 may be formed with a reflective material.
• the carrier substrate 15 is applied to the second contact layer 40 and the growth substrate 10 is removed wet chemically.
• a roughening of the buffer layer 11 improves the light extraction from the optoelectronic component and the layer sequence 2.
• the epitaxial layer sequence 2 is removed and a contact pad 61 is provided, which contacts the first contact layer 60.
• a second contact pad for contacting the second contact layer 40 is no longer shown for reasons of clarity.
• FIG. 7 shows an alternative embodiment.
• the first contact layer 60 is deposited on the last partial layer 14 in a planar manner.
• large-area structures are provided which have a plurality of holes 50. The same reach through the first contact layer 60 and the two sub-layers 14 and 13 and terminate in the sub-layer 12 or in a current-spreading layer of the sub-layer 12 of the layer sequence 2.
• Side walls 52 of the erosions 50 are in turn provided with an insulating material.
• a further insulation layer 53 is applied in the areas between the individual holes 50.
• the holes are filled with an electrically conductive material 45 and formed a further second contact layer 65. This contacts the electrically conductive material 45 and is arranged on the electrical insulation layer 53.
• the second contact layer 65 is led to the outside to form a corresponding contact pad.
• a further insulating layer 54 is applied on the second contact layer 65 and the first contact layer 60. This serves to compensate for corresponding height differences and for planarization of the optoelectronic component. Subsequently, the carrier substrate 15 is attached to the second insulating layer
• the first contact layer 60 is guided electrically outward via a further contact pad and contacts the p-doped partial layer 14.
• the second contact layer 65 contacts the first partial layer 12 of the epitaxially grown layer sequence 2 via the material 45 in the holes 50 ,
• FIG. 8 An alternative embodiment with back-side contacts is shown in FIG. 8.
• a first contact layer 60 ' is deposited on the epitaxial layer sequence 2 in a planar manner. In partial regions, this contact layer 60 'is broken through, so that holes 50 are formed in these partial regions, which extend through the partial layers 14 and 13 of the layer sequence 2 and terminate in the partial layer 12. Their side walls are in turn provided with an insulating material 52. In addition, insulating material 53 is provided on the portions 60 'adjacent to the holes 50. This prevents a short circuit between the second contact layer 65 and the first contact layer 60 '.
• the first contact layer 60 ' may in turn be mirrored.
• the first and second contact layers 60 'and 65 are planarized, for example by chemical / mechanical polishing.
• the insulating carrier substrate 15 is then applied to the planarized surface.
• a plurality of holes 62 'and 65' are arranged in further steps, which are then filled with electrically conductive material 62 and 66 respectively. These thus form rearward contacts for contacting the contact layers 60 'and 65.
• the growth substrate made of silicon is removed again by means of chemical processes, without removing the multilayer buffer layer 11 with it. NEN.
• the multilayer buffer layer 11 can be structured or roughened in order to improve the light extraction from the optoelectronic component.
• the one hand good light extraction is achieved by the still existing multi-layer buffer layer sequence with good ohmic connection. Due to this concept, the poorly conducting buffer structure 11 does not have to be severed. Rather, the individual partial layers of the epitactic layer sequence can be electrically connected directly at the back or via contact holes. As a result, a low forward voltage at the same time good light extraction and current expansion in the individual sub-layers is achieved.
• the multi-layer buffer layer sequence 11 thus serves during the manufacturing process to reduce thermal stresses that can lead to damage of the layer sequence 2 during the manufacturing process. At the same time, however, it is not removed in the so-called "Umbondrea", but remains on the surface of the first
• Partial layer 12 of the epitaxially grown layer sequence 2 is Partial layer 12 of the epitaxially grown layer sequence 2.
• the proposed production method enables large-scale production of optoelectronic components for various fields of application, in which processes which are difficult to control, in particular the production of gallium nitride and other III / V compound semiconductors on silicon growth substrates, are also possible.

Landscapes

• Led Devices (AREA)
• Photovoltaic Devices (AREA)

Priority Applications (5)

Applications Claiming Priority (2)

Related Child Applications (2)

Publications (1)

Family

ID=41211955

Family Applications (1)

Country Status (8)

Cited By (9)

Families Citing this family (49)

Citations (5)

Family Cites Families (20)

• 2008
  • 2008-06-27 DE DE102008030584A patent/DE102008030584A1/de not_active Withdrawn
• 2009
  • 2009-06-09 EP EP09768821.2A patent/EP2289115B1/de active Active
  • 2009-06-09 KR KR1020117000338A patent/KR101629984B1/ko active Active
  • 2009-06-09 CN CN201310119419.4A patent/CN103280497B/zh active Active
  • 2009-06-09 CN CN2009801239731A patent/CN102067343B/zh active Active
  • 2009-06-09 JP JP2011515085A patent/JP5520942B2/ja active Active
  • 2009-06-09 WO PCT/DE2009/000810 patent/WO2009155897A1/de not_active Ceased
  • 2009-06-09 US US12/990,243 patent/US8283191B2/en active Active
  • 2009-06-25 TW TW098121295A patent/TWI390773B/zh not_active IP Right Cessation
• 2012
  • 2012-08-30 US US13/598,896 patent/US8956897B2/en active Active

Patent Citations (5)

Non-Patent Citations (2)

Also Published As

Similar Documents

Legal Events