WO2008102453A1 - アナログ信号処理装置 - Google Patents

アナログ信号処理装置 Download PDF

Info

Publication number
WO2008102453A1
WO2008102453A1 PCT/JP2007/053325 JP2007053325W WO2008102453A1 WO 2008102453 A1 WO2008102453 A1 WO 2008102453A1 JP 2007053325 W JP2007053325 W JP 2007053325W WO 2008102453 A1 WO2008102453 A1 WO 2008102453A1
Authority
WO
WIPO (PCT)
Prior art keywords
unit
signal processing
comparison
operation unit
elements
Prior art date
Application number
PCT/JP2007/053325
Other languages
English (en)
French (fr)
Inventor
Sanroku Tsukamoto
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to KR1020097017270A priority Critical patent/KR101092116B1/ko
Priority to EP07737318A priority patent/EP2128989A4/en
Priority to CN2007800455170A priority patent/CN101563846B/zh
Priority to JP2009500048A priority patent/JP4819941B2/ja
Priority to PCT/JP2007/053325 priority patent/WO2008102453A1/ja
Priority to TW096106468A priority patent/TW200836489A/zh
Publication of WO2008102453A1 publication Critical patent/WO2008102453A1/ja
Priority to US12/544,948 priority patent/US7898450B2/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10—Calibration or testing
    • H03M1/1004—Calibration or testing without interrupting normal operation, e.g. by providing an additional component for temporarily replacing components to be tested or calibrated
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/20—Increasing resolution using an n bit system to obtain n + m bits
    • H03M1/202—Increasing resolution using an n bit system to obtain n + m bits by interpolation
    • H03M1/203—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit
    • H03M1/204—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit in which one or more virtual intermediate reference signals are generated between adjacent original reference signals, e.g. by connecting pre-amplifier outputs to multiple comparators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
    • H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
    • H03M1/362—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
    • H03M1/365—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider the voltage divider being a single resistor string

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

　複数の比較基準電圧とアナログ入力信号を演算処理する演算部と、比較基準電圧に対して少なくとも１つ以上多くの判定点を持ち、演算部の出力が入力される比較部と、演算部と比較部との接続を制御する接続部とを備え、演算部は、補正可能な複数の第１の信号処理部を有し、複数の比較基準電圧に対する必要数よりも多く設けられ、ある第１の信号処理部が補正動作中に、補正動作中にない第１の信号処理部を有する演算部と比較部とを接続するようにして、補間により素子数を抑制しながらもバックグラウンドで補間により発生する誤差を補正し、かつ素子ばらつきの影響を補正することで小サイズ素子の使用を可能にし、高精度化及び高速化を実現できるようにする。
PCT/JP2007/053325 2007-02-22 2007-02-22 アナログ信号処理装置 WO2008102453A1 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
KR1020097017270A KR101092116B1 (ko) 2007-02-22 2007-02-22 아날로그 신호 처리 장치
EP07737318A EP2128989A4 (en) 2007-02-22 2007-02-22 DEVICE FOR PROCESSING ANALOG SIGNALS
CN2007800455170A CN101563846B (zh) 2007-02-22 2007-02-22 模拟信号处理装置
JP2009500048A JP4819941B2 (ja) 2007-02-22 2007-02-22 アナログ信号処理装置
PCT/JP2007/053325 WO2008102453A1 (ja) 2007-02-22 2007-02-22 アナログ信号処理装置
TW096106468A TW200836489A (en) 2007-02-22 2007-02-26 Analog signal processing device
US12/544,948 US7898450B2 (en) 2007-02-22 2009-08-20 Analog signal processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/053325 WO2008102453A1 (ja) 2007-02-22 2007-02-22 アナログ信号処理装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/544,948 Continuation US7898450B2 (en) 2007-02-22 2009-08-20 Analog signal processing device

Publications (1)

Publication Number Publication Date
WO2008102453A1 true WO2008102453A1 (ja) 2008-08-28

Family

ID=39709739

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/053325 WO2008102453A1 (ja) 2007-02-22 2007-02-22 アナログ信号処理装置

Country Status (7)

Country Link
US (1) US7898450B2 (ja)
EP (1) EP2128989A4 (ja)
JP (1) JP4819941B2 (ja)
KR (1) KR101092116B1 (ja)
CN (1) CN101563846B (ja)
TW (1) TW200836489A (ja)
WO (1) WO2008102453A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009130432A (ja) * 2007-11-20 2009-06-11 Fujitsu Ltd 半導体装置
US7907075B2 (en) 2008-11-13 2011-03-15 Fujitsu Limited Semiconductor device
JP2012004928A (ja) * 2010-06-18 2012-01-05 Fujitsu Ltd Ａｄ変換回路およびａｄ変換方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110995265B (zh) * 2019-12-26 2024-03-08 上海贝岭股份有限公司 模数转换器失调误差自动校准方法及系统

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11145832A (ja) * 1997-09-02 1999-05-28 Fujitsu Ltd Ａ／ｄ変換器
JP2002033663A (ja) 2000-05-25 2002-01-31 Texas Instr Inc <Ti> 補間比較器配列を有するフラッシュａ／ｄにおけるオンラインオフセット解消法
JP2003218698A (ja) 2002-01-25 2003-07-31 Sony Corp 並列型ａｄ変換器
JP2003283335A (ja) 2002-03-22 2003-10-03 Handotai Rikougaku Kenkyu Center:Kk アナログ／ディジタルコンバータ

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10173859A (ja) * 1996-12-09 1998-06-26 Canon Inc アナログ信号処理回路
US6218975B1 (en) * 1997-09-02 2001-04-17 Fujitsu Limited Interleaved auto-zero analog-to-digital converter with switching noise compensation
JP3787449B2 (ja) * 1998-01-14 2006-06-21 キヤノン株式会社 アナログ信号処理回路
KR100399954B1 (ko) * 2000-12-14 2003-09-29 주식회사 하이닉스반도체 아날로그 상호 연관된 이중 샘플링 기능을 수행하는씨모스 이미지 센서용 비교 장치
JP2002271201A (ja) * 2001-03-09 2002-09-20 Fujitsu Ltd Ａ／ｄ変換器
JP3647806B2 (ja) * 2001-12-26 2005-05-18 松下電器産業株式会社 Ａ／ｄ変換器、ａ／ｄ変換方法および信号処理装置
JP2004289759A (ja) * 2003-03-25 2004-10-14 Rohm Co Ltd Ａ／ｄ変換器
US7486215B1 (en) * 2006-08-30 2009-02-03 Marvell International Ltd. Apparatus, method, and circuit for baseline loop analog cancellation
JP4556960B2 (ja) * 2007-02-27 2010-10-06 セイコーエプソン株式会社 アナログフロントエンド回路及び電子機器
US7808413B2 (en) * 2009-01-23 2010-10-05 Honeywell International Inc. System and method for processing signals from multiple input devices

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11145832A (ja) * 1997-09-02 1999-05-28 Fujitsu Ltd Ａ／ｄ変換器
JP2002033663A (ja) 2000-05-25 2002-01-31 Texas Instr Inc <Ti> 補間比較器配列を有するフラッシュａ／ｄにおけるオンラインオフセット解消法
JP2003218698A (ja) 2002-01-25 2003-07-31 Sony Corp 並列型ａｄ変換器
JP2003283335A (ja) 2002-03-22 2003-10-03 Handotai Rikougaku Kenkyu Center:Kk アナログ／ディジタルコンバータ

Non-Patent Citations (8)

* Cited by examiner, † Cited by third party
Title
HIROSHI KIMURA ET AL.: "A 10-b 300-MHz interpolated-parallel A/D converter", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 28, April 1993 (1993-04-01), pages 438 - 446
IURI MEHR; DECLAN DALTON: "A 500-Msample/s, 6-bit Nyquist-rate ADC for disk- drive read-channel applications", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 34, July 1999 (1999-07-01), pages 912 - 920
JOE SPALDING; DECLAN DALTON: "A 200Msample/s 6b flash ADC in 0.6pm CMOS", IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, vol. XXXIX, February 1996 (1996-02-01), pages 320 - 321
M. STEYAERT; R. ROOVERS; J. CRANINCKX: "A 100 MHz 8 bit CMOS interpolating A/D converter", 1993 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, May 1993 (1993-05-01)
SANROKU TSUKAMOTO ET AL.: "A CMOS 6-b, 200 Msample/s, 3 V-supply A/D converter for a PRML read channel LSI", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 31, November 1996 (1996-11-01), pages 1831 - 1836
See also references of EP2128989A4
TSUKAMOTO S. ET AL.: "A CMOS 6-b, 200 MSample/s, 3 V-supply A/D converter for a PRML read channel LSI", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 31, no. 11, November 1996 (1996-11-01), pages 1831 - 1386, XP003024489 *
YUKO TAMBA; KAZUO YAMAKIDO: "A CMOS 6b 500MSample/s ADC for a hard disk drive read channel", IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, vol. XLII, February 1999 (1999-02-01), pages 324 - 325

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009130432A (ja) * 2007-11-20 2009-06-11 Fujitsu Ltd 半導体装置
US7907075B2 (en) 2008-11-13 2011-03-15 Fujitsu Limited Semiconductor device
JP2012004928A (ja) * 2010-06-18 2012-01-05 Fujitsu Ltd Ａｄ変換回路およびａｄ変換方法

Also Published As

Publication number Publication date
KR101092116B1 (ko) 2011-12-12
EP2128989A4 (en) 2012-04-04
US7898450B2 (en) 2011-03-01
JP4819941B2 (ja) 2011-11-24
CN101563846B (zh) 2012-02-01
EP2128989A1 (en) 2009-12-02
JPWO2008102453A1 (ja) 2010-05-27
CN101563846A (zh) 2009-10-21
US20090309777A1 (en) 2009-12-17
KR20100004972A (ko) 2010-01-13
TW200836489A (en) 2008-09-01
TWI347096B (ja) 2011-08-11

Similar Documents

Publication Publication Date Title
EP2364015A3 (en) Image pickup device and signal processing method thereof
EP2590067A3 (en) Systems and methods for multi-pressure interaction on touch-sensitive surfaces
WO2009095302A3 (en) Apparatus and method for enabling user input
WO2008131143A3 (en) Dynamically configurable and re-configurable data path
WO2011019550A3 (en) System and method for associating a load demand with a variable power generation
WO2008110987A3 (en) A data processing system for clipping correction
EP2590331A3 (en) Successive approximation analog-to-digital conversion
WO2012033410A3 (en) Led driver circuit and method
WO2009028023A1 (ja) エコー抑制装置、エコー抑制システム、エコー抑制方法及びコンピュータプログラム
WO2009069184A1 (ja) 音処理装置、補正装置、補正方法及びコンピュータプログラム
EP2076016A3 (en) Color processing apparatus and control method thereof
EP2362542A3 (en) Calculating apparatus, distortion correcting apparatus, amplifying apparatus, and calculating method
WO2008102453A1 (ja) アナログ信号処理装置
WO2012047600A3 (en) Throttling integrated link
CN104283560A (zh) 一种无采保流水线adc时钟偏移校准电路及其控制方法
TW200718028A (en) Cyclic pipeline analog to digital converter
EP3226036A3 (en) Dead-time correction system and method
WO2008042247A3 (en) Adaptive composite analog to digital converter
WO2010056719A3 (en) Microcontroller with configurable logic array
WO2007137039A3 (en) Method and system for providing a linear signal from a mass flow transducer
WO2010062729A3 (en) Print plug-in isolation
GB0602641D0 (en) High speed data processing system
CN106559079A (zh) 信号处理电路
WO2011011638A3 (en) High voltage logic circuits
WO2011051763A8 (en) Calibration scheme for analog-to-digital converter

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200780045517.0

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07737318

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009500048

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020097017270

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2007737318

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE