WO2005069706A1 - 回路基板及びその製造方法 - Google Patents
回路基板及びその製造方法 Download PDFInfo
- Publication number
- WO2005069706A1 WO2005069706A1 PCT/JP2004/017070 JP2004017070W WO2005069706A1 WO 2005069706 A1 WO2005069706 A1 WO 2005069706A1 JP 2004017070 W JP2004017070 W JP 2004017070W WO 2005069706 A1 WO2005069706 A1 WO 2005069706A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- alloy foil
- circuit board
- alloy
- film
- substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0242—Structural details of individual signal conductors, e.g. related to the skin effect
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/386—Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
Definitions
- the present invention relates to a circuit board and a method of manufacturing the same, and more particularly, to a circuit board and a method of manufacturing the same, which can form a fine pattern by etching and can suppress signal propagation loss due to a skin effect.
- the present invention also relates to a circuit board capable of suppressing generation of an etching residue and a method of manufacturing the same.
- FIGS. 7A to 7D are cross-sectional views illustrating a conventional circuit board manufacturing method.
- This circuit board employs a method in which a copper foil and a board are brought into close contact with each other by a laminating method and joined.
- a copper foil 101 is prepared, and the surface of the copper foil 101 is roughened.
- a polyimide substrate 102 is prepared, and the roughened surface of the copper foil 101 is opposed to the polyimide substrate 102.
- the polyimide substrate 102 and the copper foil 101 are thermocompression bonded by heating and pressing.
- the polyimide substrate 102 and the copper foil 101 are closely bonded. At this time, since the surface of the copper foil 101 is roughened, the copper foil 101 adheres to the polyimide substrate 102 with a certain strength.
- a photoresist film (not shown) is applied on the copper foil 101, and is exposed and developed to form a resist pattern on the copper foil 101. (Not shown) is formed.
- the copper foil 101 is wet-etched using the resist pattern as a mask, whereby wiring patterns 103a to 103d having a copper foil strength are formed on the polyimide substrate 102.
- the surface of the copper foil 101 is roughened in expectation of an anchor effect in order to secure adhesion between the polyimide substrate 102 and the copper foil 101.
- the copper foil is roughened as the wiring patterns 103a to 103d become finer, there is a limit to fine pattern jungling by etching.
- FIGS. 8A to 8D are cross-sectional views illustrating another conventional method for manufacturing a circuit board.
- This circuit board uses a method of forming a polyimide film on a copper foil by a casting method.
- an additive such as Cr, Ni, Zn or the like is applied on the roughened surface of the copper foil 101, so that the copper foil 101 has a rough surface.
- a base film 104 having the above additive power is formed thereon.
- a polyimide precursor which is in a state before the polyimide is formed is applied onto the adhesion promoting film 104, and is imidized by heat treatment to form a copper foil.
- a polyimide film 105 is formed via an adhesion promoting film 104.
- the base film 104 functions as an adhesion layer between the copper foil 101 and the polyimide film 105.
- a photoresist film (not shown) is applied on the copper foil 101, and is exposed and developed to form a resist pattern on the copper foil 101. (Not shown) is formed.
- the copper foil 101 is wet-etched using the resist pattern as a mask, whereby wiring patterns 103a to 103d made of the copper foil 101 are formed on the polyimide film 105.
- the surface of the copper foil 101 is roughened in order to secure the adhesion between the polyimide film 105 and the copper foil 101 in order to expect an anchor effect.
- a base film 104 is formed on the rough surface of 101.
- the miniaturization of the wiring patterns 103a-103d progresses, there is a limit to the roughening of the Cu foil, the underlying film, and the fine pattern due to etching curling in the underlayer.
- the surface of copper foil 101 is roughened, there is a problem that signal propagation loss due to the skin effect is likely to occur.
- the copper foil 101 and the base film 104 are wet-etched and putt réelle, the copper foil and the base film have different etching properties due to different materials. Therefore, if the copper foil and the base film are patterned and etched once under the same conditions, an etching residue remains, which may cause a problem such as a short circuit between wirings and migration. On the other hand, in order to prevent the etching residue from remaining, the copper foil and the base film can be patterned by etching twice under different conditions. In this case, the etching process takes a long time. This causes a problem that the throughput is reduced.
- the present invention has been made in view of the above circumstances, and has as its object to provide a circuit capable of forming a fine pattern by etching and suppressing a signal transmission port in a skin effect. It is to provide a substrate and a method for manufacturing the same. Another object of the present invention is to provide a circuit board capable of suppressing generation of an etching residue and a method for manufacturing the same.
- a circuit board according to the present invention is a circuit board in which a board and a Cu alloy foil are laminated
- the Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. It is characterized by being made of an alloy alloy.
- the adhesion between the Cu alloy foil having the above-described composition and the substrate is very good. Sufficient adhesion can be ensured.
- Cu alloy There is no need to roughen the surface of the foil. Therefore, since the wiring pattern has good flatness, signal propagation loss due to the skin effect can be suppressed.
- the skin effect is that high-frequency current is concentrated on the conductor surface. From this, the path of the current flowing through the wiring pattern having the uneven surface when viewed microscopically is relatively long and the resistance value increases. For this reason, the path of the current flowing through the wiring pattern having excellent flatness on the surface does not become longer and the resistance value does not increase as compared with the case where there is unevenness. Therefore, Cu alloy foil with excellent flatness is advantageous in skin effect.
- the circuit board according to the present invention is a circuit board in which a board and a Cu alloy foil are bonded, wherein the Cu alloy foil is selected from the group consisting of Ti, Mo, Ni, A1, and Ag.
- the alloy is characterized in that it contains at least one element in the range of 0.5-5. ( ⁇ % In total, with the balance being an alloy consisting of Cu.
- the circuit board according to the present invention includes: a Cu alloy foil;
- a circuit board comprising:
- the Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. It is characterized by being made of an alloy alloy.
- the adhesion between the Cu alloy foil having the above-described composition and the polyimide film is very good. Therefore, even if the wiring pattern made of the Cu alloy foil is miniaturized, the wiring pattern and the polyimide film can be used. And sufficient adhesion can be ensured. In addition, since the adhesiveness is good, it is not necessary to roughen the surface of the Cu alloy foil unlike the prior art. Therefore, it is possible to suppress signal propagation loss in the skin effect.
- the thickness of the Cu alloy foil can be 5 ⁇ m or more and 50 ⁇ m or less, and the Cu alloy foil reduces propagation loss accompanying a skin effect. Reduce or reduce.
- the circuit board according to the present invention includes: a first Cu alloy foil; A polyimide film formed on the first Cu alloy foil,
- a circuit board comprising:
- the first Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5.
- the second Cu alloy foil comprises Cu as a main component, and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag copper in a total amount of 0.5%. — 5.
- the alloy is characterized by containing ( ⁇ %).
- a circuit board according to the present invention includes:
- a first Cu alloy foil disposed on the surface of the substrate
- a second Cu alloy foil disposed on the back side of the substrate
- a circuit board comprising:
- the first Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. Alloy having a thickness of 5 ⁇ m or more and 50 ⁇ m or less,
- the second Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. ( ⁇ %). It has a thickness of 5 ⁇ m or more and 50 ⁇ m or less.
- a circuit board according to the present invention includes:
- a wiring pattern formed on the substrate comprising a Cu alloy foil
- a circuit board comprising:
- the wiring pattern is composed of an alloy powder containing Cu as a main component and at least one element selected from Ti, Mo, Ni, A1, and Ag forces and a group force of 0.5-5. ( ⁇ % In total). It is characterized by becoming.
- the adhesion between the wiring pattern made of the Cu alloy foil having the above-mentioned composition and the substrate is very good, even if the wiring pattern is miniaturized, the adhesion between the wiring pattern and the substrate is excellent Can be secured sufficiently. Also, since the adhesiveness is good, it is not necessary to roughen the surface of the Cu alloy foil as in the prior art, so that the flatness of the wiring pattern is also good. Therefore, Signal propagation loss in the skin effect can be suppressed.
- a circuit board according to the present invention includes:
- a circuit board comprising:
- the second wiring pattern includes a thin film and a Cu film formed on the thin film.
- the thin film has Cu as a main component, and has a group force of Ti, Mo, Ni, A1, and Ag force. It is an alloy containing at least one element in total of 0.5-5. ( ⁇ %) And has a film thickness of 5 nm or more and 1 ⁇ m or less.
- the polymer material may be one selected from the group consisting of polyimide, liquid crystal polymer, Teflon (registered trademark), and epoxy resin. .
- the Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. It is characterized by being made of an alloy alloy.
- the method for manufacturing a circuit board according to the present invention is a method for manufacturing a circuit board, comprising a step of bonding a substrate and a Cu alloy foil by thermocompression bonding.
- a method of manufacturing a circuit board according to the present invention includes a step of arranging an adhesive layer between a substrate and a Cu alloy foil, and laminating the substrate and the Cu alloy foil by pressure bonding. And
- the Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. It is characterized by being made of an alloy alloy.
- the Cu alloy foil is etched to form a wiring pattern made of the Cu alloy foil on the substrate.
- the method may further include a forming step.
- the Cu alloy foil having the composition described above can be etched with the same etching solution as pure Cu, and the Cu alloy foil can be etched by one wet etching. There is no problem such as residue.
- the thin film is made of an alloy containing Cu as a main component, and a group force of Ti, Mo, Ni, A1, and Ag forces. It is also possible to consist of
- the method for producing a circuit board according to the present invention comprises the steps of: applying a polyimide precursor on a Cu alloy foil;
- the precursor of the polyimide is a resin before it becomes a polyimide.
- the Cu alloy foil is etched on the substrate after the step of forming the polyimide film, so that the Cu alloy foil is formed on the substrate.
- the method may further include a step of forming a wiring pattern.
- the thin film is made of an alloy containing Cu as a main component, and a group force of Ti, Mo, Ni, A1, and Ag forces. It is also possible to consist of
- the thickness of the Cu alloy foil may be 5 m or more and 50 ⁇ m or less.
- the method for manufacturing a circuit board according to the present invention includes a step of applying a polyimide precursor on the first Cu alloy foil;
- the first Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5.
- the second Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. ( ⁇ %). It is characterized in that it consists of
- the method for manufacturing a circuit board according to the present invention includes the steps of: applying a thermoplastic polyimide varnish on the first Cu alloy foil;
- a circuit board comprising:
- the first Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5.
- the second Cu alloy foil comprises Cu as a main component, and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag copper in a total amount of 0.5%. — 5.
- the alloy is characterized by containing ( ⁇ %).
- the method for manufacturing a circuit board according to the present invention includes a step of bonding the board and the Cu alloy foil by thermocompression bonding;
- a method for manufacturing a circuit board comprising:
- the Cu alloy foil contains Cu as a main component and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. Alloy alloy,
- the thin film is made of an alloy containing Cu as a main component, and a group force of Ti, Mo, Ni, A1, and Ag forces. And a film thickness of 5 nm or more and 1 ⁇ m or less.
- circuit board which can form a fine pattern by etching and suppress a signal propagation loss due to a skin effect, and a method of manufacturing the same. be able to. Further, according to another aspect of the present invention, it is possible to provide a circuit board capable of suppressing generation of an etching residue and a method for manufacturing the same.
- FIG. 1 (A)-(E) and FIG. 2 are cross-sectional views showing a method of manufacturing a circuit board according to Embodiment 1 of the present invention and mounting electronic components on the circuit board.
- This circuit board uses a method in which a Cu alloy foil and a board are brought into close contact with each other by a laminating method and joined.
- a Cu alloy foil 1 and a substrate 2 each having a length of about 5 m or more and about 50 m or less are prepared, and both are positioned to face each other.
- the Cu alloy foil 1 includes a method of manufacturing by an electrolytic plating method and a method of manufacturing by a rolling method.
- the electrolytic plating method for example, a Cu alloy film is formed on a metal drum by electroplating, and then continuously peeled off and wound, and used as a Cu alloy foil.
- the rolling method for example, a metal ingot having a thickness of about 20 cm is used as a base material, and repeatedly rolled and annealed, and processed to a predetermined foil thickness is used as a Cu alloy foil.
- the Cu alloy foil 1 contains 0.5 to 5.0% by weight (wt%) in total of at least one element containing Cu as a main component and also having a group power of Ti, Mo, Ni, A1, and Ag. It is made of the following alloy. Further, a more preferable Cu alloy foil 1 includes a group of at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5. Further, a more preferable Cu alloy foil is a foil containing 1.1 to 1.2 wt% of Mo, with the balance being Cu, and the substrate 2 is made of polyimide or liquid crystal. Polymer, Teflon (registered trademark) or high polymer material such as epoxy resin Alternatively, it is formed of a resin material.
- the reason for using the above-described materials for the Cu alloy foil 1 is as follows.
- the alloy material can be easily manufactured, it is composed of chemically stable material, the cost advantage of the material is high because no expensive metal is used, and the particle size is fine and dense in material.
- the composition must be such that a simple foil can be easily formed.
- wet etching use the same etchant as pure Cu (for example, ferric chloride, cupric chloride) at the same rate. Is possible.
- the conventional copper foil it is necessary to perform a corrosion prevention treatment on the copper foil surface.On the other hand, the Cu alloy foil 1 is provided with a corrosion prevention treatment because it is superior in corrosion resistance to the conventional copper foil. No need. In this respect, low cost dangling can be achieved.
- the substrate 2 and the Cu alloy foil 1 are thermocompression bonded by heating and pressing.
- the substrate 2 and the Cu alloy foil 1 are closely bonded and bonded.
- the adhesion between the Cu alloy foil 1 and the substrate 2 made of a polymer material or a resin material is determined by using a conventional underlayer such as Cr or Ni or roughening the surface of the copper foil. Very good than if you did. Therefore, in the present embodiment, unlike the conventional circuit board, a base film for securing adhesion is not required, and the surface of the Cu alloy foil is roughened to improve the adhesion as in the conventional technology. No need.
- a photoresist film is applied on the Cu alloy foil 1, and the photoresist film is exposed and developed, so that the Cu alloy foil 1 A resist pattern 4 is formed.
- the Cu alloy foil 1 is wet-etched with an etching solution such as ferric chloride or copper salt II using the resist pattern 4 as a mask.
- wiring patterns 5a-5d made of the Cu alloy foil 1 are formed on the substrate 2.
- the Cu alloy foil 1 having the above-described composition can be etched with an etchant such as ferric chloride, copper chloride, and the like, and the etching rate is almost the same. Further, since no base film is used unlike the prior art, no etching residue remains.
- the semiconductor chip 8 is aligned on the circuit board, the Au bump 9 is arranged on the wiring pattern, and the wiring pattern on the board and the semiconductor chip are thermocompression bonded. As a result, the wiring pattern and the Au bump are bonded, and the semiconductor chip is mounted on the circuit board.
- the adhesion between the Cu alloy foil 1 and the substrate 2 which is also a polymer material or a resin material is very good. For this reason, even if the wiring patterns 5a to 5d are miniaturized, the adhesion between the wiring pattern and the substrate can be sufficiently ensured. Therefore, unlike the prior art, there is no need to arrange a base film for promoting adhesion, which makes it unnecessary to roughen the surface of the Cu alloy foil, so that the number of steps can be reduced and the manufacturing cost can be reduced.
- the surface of Cu alloy foil 1 is not roughened as described above, signal propagation loss due to the skin effect is less likely to occur.
- the path of the current flowing through the wiring pattern is relatively shorter than that of the conventional circuit board because the flatness of the surface of the wiring pattern is high. Becomes lower. Therefore, using the Cu alloy foil 1 having high surface flatness is advantageous in the skin effect.
- the Cu alloy foil 1 since the use of the Cu alloy foil 1 is advantageous for the skin effect in which the adhesion between the wiring pattern and the substrate is good, the Cu alloy foil 1 has a fine wiring pattern and is highly reliable and thin. It is possible to realize the circuit board of the present invention.
- the Cu alloy foil 1 having the above-described composition can be etched with the same etchant as pure Cu, has almost the same etching rate, and the Cu alloy thin film has no difference in chemical reaction from pure Cu. Therefore, it is possible to etch the Cu alloy foil 1 by one wet etching, and there is no problem such as an etching residue. Therefore, the throughput in the etching step can be improved.
- the copper foil or the base film is eroded into the substrate by roughening the surface of the copper foil. Therefore, etching residues such as copper are likely to remain on the substrate even after etching.In this embodiment, however, it is not necessary to roughen the Cu alloy foil. Become.
- the semiconductor chip 8 is mounted on the circuit board by joining the wiring pattern made of a Cu alloy foil and the Au bump 9.
- the component mounting method is not limited to this, and it is also possible to mount the component on the circuit board using other mounting methods.
- the semiconductor chip 8 can be mounted on a circuit board by bonding the Au bumps 9 to a wiring pattern in which a plating film of another material is formed on a Cu alloy foil.
- FIGS. 3A to 3E are cross-sectional views showing a method of manufacturing a circuit board according to Embodiment 2 of the present invention, and the same parts as those in FIG.
- This circuit board uses a method in which the Cu alloy foil and the board are brought into close contact with each other and joined by a lamination method.
- a Cu alloy foil 1 and a substrate 2 are prepared, and an adhesive layer 3 is formed on the surface of the substrate 2.
- positioning is performed so that the Cu alloy foil 1 and the adhesive layer 2 face each other.
- the method of manufacturing the Cu alloy foil 1, the Cu alloy composition of the Cu alloy foil 1, and the material of the substrate 2 are the same as those in the first embodiment.
- the substrate 2 and the Cu alloy foil 1 are pressurized and pressed.
- the substrate 2 and the Cu alloy foil 1 are in close contact with each other via the adhesive layer and are bonded together.
- the present embodiment employs pressure bonding without heating.However, since the adhesive layer 3 is disposed between the substrate 2 and the Cu alloy foil 1, heating is performed. Even without it, sufficient adhesion can be secured. Therefore, the adhesion between the Cu alloy foil 1 and the substrate 2 made of a polymer material or a resin material can be improved by using a conventional base film such as Cr or Ni or by roughening the surface of the copper foil. Very good compared to the case. Therefore, in the present embodiment, unlike the conventional circuit board, a base film for ensuring adhesion is not required, and the surface of the Cu alloy foil is roughened as in the conventional technique. It is also necessary to improve the adhesion by flattening.
- the Cu alloy foil 1 is wet-etched with an etching solution such as ferric chloride or copper salt II using the resist pattern 4 as a mask.
- wiring patterns 5a to 5d made of Cu alloy foil 1 are formed on the substrate 2 as shown in FIG. 3 (E).
- a finer wiring pattern can be formed by etching.
- the Cu alloy foil 1 having the above-described composition can be etched with an etching solution such as ferric chloride, cupric chloride, and the like, and the etching rate is almost the same. Further, since no base film is used as in the prior art, no etching residue remains.
- FIGS. 4A and 4B are cross-sectional views illustrating a method of manufacturing a circuit board according to Embodiment 3 of the present invention.
- This circuit board uses a method of forming a polyimide film on a Cu alloy foil by a casting method.
- a Cu alloy foil 1 is prepared.
- the manufacturing method of the Cu alloy foil 1 and the material of the Cu alloy composition of the Cu alloy foil 1 are the same as those in the first embodiment.
- a resin (precursor) before becoming a polyimide is applied on the Cu alloy foil 1 and imidized by heat treatment to form a polyimide film 6 on the Cu alloy foil 1. .
- the adhesion between the Cu alloy foil 1 and the polyimide film 6 is much better than the case where the surface of the conventional copper foil is roughened and a base film such as Cr or Ni is used. Therefore, in the present embodiment, a base film for ensuring adhesion is not required unlike a conventional circuit board, and a
- a resist pattern (not shown) is formed on the Cu alloy foil 1 by applying a photoresist film on the Cu alloy foil 1 and exposing and developing the photoresist film. To . Thereafter, using the resist pattern as a mask, the Cu alloy foil 1 is wet-etched with an etching solution such as ferric chloride, cupric chloride, or the like. Next, by removing the resist pattern, wiring patterns 5a-5d made of Cu alloy foil 1 are formed on polyimide film 6, as shown in FIG. 4 (B). At this time, since it is not necessary to roughen the Cu alloy foil 1, a finer wiring pattern can be formed by etching.
- the Cu alloy foil 1 having the above-described composition can be etched with an etchant such as ferric chloride, copper chloride, and the like, and the etching rates are almost the same. Further, since no underlying film is used as in the prior art, no etching residue remains.
- the adhesive force between the Cu alloy foil 1 and the polyimide film 6 is as good as 6 NZcm. Therefore, even if the wiring patterns 5a to 5d are miniaturized, the adhesion between the wiring pattern and the polyimide film 6 can be sufficiently ensured. Therefore, since it is not necessary to roughen the Cu alloy foil, a finer wiring pattern can be formed by etching. Further, since the surface of the Cu alloy foil 1 is not roughened, signal propagation loss due to the skin effect hardly occurs. In addition, the use of the Cu alloy foil 1 is advantageous in the skin effect that the adhesiveness between the wiring pattern and the polyimide film 6 is good, so that a highly reliable thin circuit board having a fine wiring pattern is realized. It is possible to do.
- the Cu alloy foil 1 hardly diffuses into the polyimide film 6. Further, the Cu alloy foil 1 having the composition described above can be etched with the same etchant as pure Cu. Therefore, the Cu alloy foil 1 can be etched by one wet etching, and there is no problem such as an etching residue. Therefore, the throughput in the etching step can be improved.
- FIG. 5A and 5 (B) are cross-sectional views illustrating a method for manufacturing a circuit board according to Embodiment 4 of the present invention.
- This circuit board has wiring patterns formed on both sides of the board 1.
- This circuit board uses a method in which a polyimide film is formed on a Cu alloy foil by a casting method, and the polyimide film and the Cu alloy foil are bonded by a laminating method.
- a polyimide film 6 is formed on a Cu alloy foil 1. This forming method is the same as the step shown in FIG.
- a Cu alloy foil 7 is prepared, and the Cu alloy foil 7 and the polyimide film 6 are aligned so as to face each other.
- the method for producing the Cu alloy foil 7 and the Cu alloy composition of the Cu alloy foil 7 are the same as those in the first embodiment.
- the polyimide film 6 and the Cu alloy foil 7 are thermocompressed in the same manner as in Embodiment 1 by heating and pressing. Thereby, as shown in FIG. 5 (B), the polyimide film 6 and the Cu alloy foil 7 are closely bonded and bonded. At this time, the adhesion between the Cu alloy foil 7 and the polyimide film 6 is much better than when a conventional underlayer such as Cr or Ni is used or when the surface of the copper foil is roughened. Therefore, in this embodiment, it is not necessary to provide a base film for securing adhesion unlike the conventional circuit board, and it is necessary to increase the adhesion by roughening the surface of the Cu alloy foil as in the prior art. Nor. Incidentally, the polyimide film 6 and the Cu alloy foil 7 may be pressurized and pressed by the same method as in the second embodiment. However, in this case, it is preferable to dispose an adhesive layer between the polyimide film 6 and the Cu alloy foil 7.
- each of the Cu alloy foil 1 and the Cu alloy foil 7 is wet-etched by the same method as in the first embodiment.
- a wiring pattern composed of 1 and 7 is formed (not shown).
- a finer wiring pattern can be formed by etching.
- the polyimide film 6 is formed on the Cu alloy foil 1, and the polyimide film 6 and the Cu alloy foil 7 are bonded to each other. It is also possible to use a circuit board in which Cu alloy foil is adhered to both sides of the board using the method of 2.
- the polyimide film 6 and the Cu alloy foil 7 are thermocompression-bonded by heating and pressing in the same manner as in the first embodiment. It is also possible to arrange an adhesive layer between the foil 7 and bond the polyimide film and the Cu alloy foil by pressure bonding. (Embodiment 5)
- FIGS. 6 (A) and 6 (B) are cross-sectional views illustrating a method for manufacturing a circuit board according to Embodiment 5 of the present invention.
- This circuit board has a multilayer wiring structure.
- a substrate in which the substrate 2 shown in FIG. 1 (B) and the Cu alloy foil 1 shown in FIG. Note that, in the same manner as in the second embodiment, a substrate in which the adhesion layer 3 is disposed between the substrate 2 and the Cu alloy foil 1 shown in FIG. 3 (B) may be used.
- a method in which a polyimide film 6 is formed on a Cu alloy foil 1 shown in FIG. 4A by a method may be used.
- a photoresist film (not shown) is applied on the Cu alloy foil 1, and the photoresist film is exposed and developed, whereby a resist pattern is formed on the Cu alloy foil 1. . Thereafter, using the resist pattern as a mask, the Cu alloy foil 1 is wet-etched with an etching solution such as ferric chloride, cupric chloride, or the like. Next, a wiring pattern made of the Cu alloy foil 1 is formed on the substrate 2 by removing the resist pattern.
- a resin (precursor) before becoming a polyimide is applied on the wiring pattern and the substrate 2, and then heat-treated, whereby a polyimide film 10 is formed on the wiring pattern and the substrate 2. .
- the polyimide film 10 is etched to form a through hole 10a located on the wiring pattern in the polyimide film 10. If the polyimide film has photosensitivity, a through hole can be formed by exposing and developing the polyimide film.
- a Cu alloy thin film 11 having a thickness of 5 nm or more and 1 ⁇ m or less is formed by sputtering on the bottom surface, the inner side surface, and the polyimide film 10 of the through hole 10a.
- a Cu plating film 12 having a thickness of 300 nm or more and 30 / zm or less is formed on the Cu alloy thin film 11 by electroplating or electroless plating. Note that a Cu vapor deposition film may be formed instead of the Cu plating film 12.
- the Cu alloy thin film 11 contains Cu as a main component, and contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5 to 5.0% by weight (wt%).
- the resulting alloy strength also increases. More preferably, the Cu alloy thin film 11 contains at least one element selected from the group consisting of Ti, Mo, Ni, A1, and Ag in a total amount of 0.5-5.
- the balance is also an alloy force consisting of Cu. Further, a more preferable Cu alloy thin film contains Mo in an amount of 1.1 to 1.2 wt%, and has an alloying force of Cu with the balance being Cu.
- a photoresist film (not shown) is applied on the Cu plating film 12, exposed and developed, whereby a resist pattern is formed on the Cu plating film 12.
- the Cu plating film 12 and the Cu alloy thin film 11 are wet-etched with an etching solution such as Shii-Dani II iron, Shii-Dai cup copper, or the like.
- an etching solution such as Shii-Dani II iron, Shii-Dai cup copper, or the like.
- a wiring pattern including a Cu plating film 12 and a Cu alloy thin film 11 is formed on the polyimide film 10.
- the wiring pattern on the polyimide film 10 is electrically connected to the wiring pattern on the substrate 2 through the through hole 10a.
- the Cu plating film 12, which is pure Cu, and the Cu alloy thin film 11 having the above-described composition can be etched with an etchant such as ferric chloride, copper chloride, and the like, and have almost the same etching rate.
- the Cu alloy thin film has no difference in chemical reaction from pure Cu, and there is no problem such as residue.
- a circuit board having a multilayer wiring structure is formed by the above method.
- the circuit board shown in FIG. 6B has a multilayer wiring structure in which two wiring layers are formed on the substrate, three or more wiring layers can be formed on the substrate. is there.
- a multi-layer wiring structure of three or more layers can be formed by repeating the process of forming the second wiring layer shown in FIG. 6B for the third and subsequent layers.
- the Cu alloy thin film 11 is formed in the through hole 10a by sputtering, it is possible to form the Cu alloy thin film 11 with a small thickness and good coverage even in the fine through hole 10a. it can. In other words, this is particularly effective when the wiring pattern is miniaturized and the through hole is miniaturized.
- the film thickness controllability is very good.
- the present invention is not limited to the above-described embodiment, and can be implemented with various modifications without departing from the gist of the present invention.
- the circuit board having wiring patterns on both sides according to the fourth embodiment is provided with the semiconductor chip 8 according to the first embodiment. Can be implemented using the same method as in the first embodiment.
- the semiconductor chip 8 according to the first embodiment can be mounted on the circuit board having the multilayer wiring structure according to the fifth embodiment by using the same method as in the first embodiment.
- the substrate 2 formed of a polymer material or a resin material such as polyimide, liquid crystal polymer, Teflon (registered trademark), or epoxy resin is used.
- the material of the substrate is not limited to those described above, and the material of the substrate can be variously changed to carry out the invention.
- Al O or a composite oxide containing Al O as a main raw material
- Ceramics such as A1N, SiO, etc., paper-based phenol (fat copper-clad laminate, paper-based epoxy)
- Fat-clad laminates synthetic fiber cloth-based epoxy-clad copper-clad laminates, glass cloth ⁇ Paper composite base epoxy-fat-copper-clad laminates, glass cloth ⁇ Glass nonwoven composite base epoxy-fat-copper-clad laminates , Glass cloth-based epoxy resin-clad laminate, glass-based polyimide resin-clad laminate, glass substrate BT resin-clad laminate, glass-based fluorine resin-clad laminate, glass base It is also possible to use a substrate such as a heat-hardened PPO / copper-clad laminate.
- a substrate made of a commercially available polyimide, liquid crystal polymer, Teflon (registered trademark), or epoxy resin is prepared. Also prepare a Cu alloy foil produced by electrolytic plating. Next, the Cu alloy foil and the substrate are closely bonded by thermocompression bonding. Thus, a Cu alloy foil / resin base material was produced.
- JIS and C-6481 the bond strength of the Cu alloy foil / resin base material under normal conditions and the bond strength between the Cu alloy foil and the resin base material after being exposed to an environment of 121 ° C and 100% RH for 96 hours are determined in accordance with JIS and C-6481. Evaluation was made by a 90-degree peel test method with a pattern width of 50 ⁇ m.
- test base materials prepared are as shown in Table 1.
- the composition of the Cu alloy foil in Table 1 is as follows:
- Example 14 contains an alloy containing 0.5 to 5% by weight of Ti, with the balance being Cu, and
- Examples 5 to 8 contain 0.5 to 5% by weight of Mo.
- Example 9-12 contains 0.5-5% by weight of Ni and the remainder is an alloy composed of Cu, and
- Example 13-16 contains an alloy composed of 0.5-5% by weight of Ag.
- the balance is an alloy consisting of Cu.
- test substrates as comparative examples described in Table 2 were prepared.
- FIG. 1] (A)-(E) are cross-sectional views showing a method of manufacturing a circuit board according to Embodiment 1 of the present invention and mounting electronic components on the circuit board.
- FIG. 2 is a cross-sectional view illustrating a method of manufacturing a circuit board according to Embodiment 1 of the present invention and mounting electronic components on the circuit board, and illustrating a step subsequent to FIG. 1 (E). .
- FIG. 3 (A)-(E) is a cross-sectional view showing a method of manufacturing a circuit board according to Embodiment 2 of the present invention.
- FIGS. 4A and 4B are cross-sectional views illustrating a method of manufacturing a circuit board according to Embodiment 3 of the present invention.
- FIGS. 5 (A) and 5 (B) are cross-sectional views illustrating a method of manufacturing a circuit board according to Embodiment 4 of the present invention.
- FIGS. 6A and 6B are cross-sectional views illustrating a method of manufacturing a circuit board according to Embodiment 5 of the present invention.
- FIG. 7 (A) -1 (D) are cross-sectional views illustrating a conventional method for manufacturing a circuit board.
- FIG. 8 (A) -1 (D) are cross-sectional views illustrating another conventional method for manufacturing a circuit board.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Laminated Bodies (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004008725A JP2005203581A (ja) | 2004-01-16 | 2004-01-16 | 回路基板及びその製造方法 |
JP2004-008725 | 2004-01-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005069706A1 true WO2005069706A1 (ja) | 2005-07-28 |
Family
ID=34792245
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/017070 WO2005069706A1 (ja) | 2004-01-16 | 2004-11-17 | 回路基板及びその製造方法 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2005203581A (ja) |
WO (1) | WO2005069706A1 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102015111667A1 (de) * | 2015-07-17 | 2017-01-19 | Rogers Germany Gmbh | Substrat für elektrische Schaltkreise und Verfahren zur Herstellung eines derartigen Substrates |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02122926A (ja) * | 1988-11-01 | 1990-05-10 | Mitsui Toatsu Chem Inc | フレキシブル銅張り板 |
JPH05251844A (ja) * | 1991-12-27 | 1993-09-28 | Southwall Technol Inc | フレキシブル回路基板の製造方法 |
JPH05315740A (ja) * | 1992-05-06 | 1993-11-26 | Fujimori Kogyo Kk | 印刷回路用銅張フイルムおよびその製法 |
JPH0786736A (ja) * | 1993-09-14 | 1995-03-31 | Fujitsu Ltd | 薄膜多層回路基板 |
JPH10193505A (ja) * | 1997-01-09 | 1998-07-28 | Sumitomo Metal Mining Co Ltd | 2層フレキシブル基板の製造方法 |
JP2003064430A (ja) * | 2001-08-20 | 2003-03-05 | Nippon Mining & Metals Co Ltd | 積層板用銅合金箔 |
-
2004
- 2004-01-16 JP JP2004008725A patent/JP2005203581A/ja not_active Withdrawn
- 2004-11-17 WO PCT/JP2004/017070 patent/WO2005069706A1/ja active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02122926A (ja) * | 1988-11-01 | 1990-05-10 | Mitsui Toatsu Chem Inc | フレキシブル銅張り板 |
JPH05251844A (ja) * | 1991-12-27 | 1993-09-28 | Southwall Technol Inc | フレキシブル回路基板の製造方法 |
JPH05315740A (ja) * | 1992-05-06 | 1993-11-26 | Fujimori Kogyo Kk | 印刷回路用銅張フイルムおよびその製法 |
JPH0786736A (ja) * | 1993-09-14 | 1995-03-31 | Fujitsu Ltd | 薄膜多層回路基板 |
JPH10193505A (ja) * | 1997-01-09 | 1998-07-28 | Sumitomo Metal Mining Co Ltd | 2層フレキシブル基板の製造方法 |
JP2003064430A (ja) * | 2001-08-20 | 2003-03-05 | Nippon Mining & Metals Co Ltd | 積層板用銅合金箔 |
Also Published As
Publication number | Publication date |
---|---|
JP2005203581A (ja) | 2005-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100902970B1 (ko) | 프린트 배선 기판 및 이를 이용한 회로 장치 | |
US7495177B2 (en) | Printed wiring board, its manufacturing method, and circuit device | |
US20060060558A1 (en) | Method of fabricating package substrate using electroless nickel plating | |
WO2005084093A1 (ja) | 多層積層配線板 | |
WO2005051058A1 (ja) | 回路基板及びその製造方法 | |
JP4652020B2 (ja) | 銅張り積層板 | |
JP2003152333A (ja) | 回路基板およびその製造方法 | |
TWI387017B (zh) | Cof用被銅積層板及cof用載置帶 | |
JP3441368B2 (ja) | 多層配線基板およびその製造方法 | |
JP5064035B2 (ja) | Cof基板用積層体の製造方法 | |
JP2007013048A (ja) | 多層配線基板の製造方法 | |
JP4547164B2 (ja) | 配線基板の製造方法 | |
JP2006261270A (ja) | フレキシブルプリント配線板用積層体およびその製造方法 | |
JP2886317B2 (ja) | 配線基板およびその製造方法 | |
JP2002329966A (ja) | 多層配線板製造用配線基板及び多層配線板 | |
WO2005069706A1 (ja) | 回路基板及びその製造方法 | |
JP4508141B2 (ja) | ステンレス転写基材、メッキ回路層付きステンレス転写基材 | |
JPH11163522A (ja) | 多層配線基板およびその製造方法 | |
JP4200664B2 (ja) | 積層基板およびその製造方法 | |
JP2007266416A (ja) | プリント配線板用金属箔とそれを用いた積層板 | |
JP2002158447A (ja) | 多層配線板の製造方法および多層配線板 | |
JP2005197532A (ja) | 多層回路基板およびその製造方法ならびに回路基材 | |
JP2000036664A (ja) | 多層配線基板およびその製造方法 | |
JP2003282773A (ja) | 多層配線板およびその製造方法ならびに半導体装置 | |
JPH1126933A (ja) | 無電解めっき用フィルム状接着剤及びこれを用いたプリント配線板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |