WO2005013320A2 - A semiconductor device having an organic anti-reflective coating (arc) and method therefor - Google Patents

A semiconductor device having an organic anti-reflective coating (arc) and method therefor Download PDF

Info

Publication number
WO2005013320A2
WO2005013320A2 PCT/US2004/022434 US2004022434W WO2005013320A2 WO 2005013320 A2 WO2005013320 A2 WO 2005013320A2 US 2004022434 W US2004022434 W US 2004022434W WO 2005013320 A2 WO2005013320 A2 WO 2005013320A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
arc
forming
over
organic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2004/022434
Other languages
English (en)
French (fr)
Other versions
WO2005013320A3 (en
Inventor
Douglas M. Reber
Mark D. Hall
Kurt H. Junker
Kyle W. Patterson
Tab Allen Stephens
Edward K. Theiss
Srikanteswara Dakshiina-Murthy
Marilyn Irene Wright
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Priority to JP2006521869A priority Critical patent/JP4677407B2/ja
Priority to EP04778107A priority patent/EP1652225A4/en
Priority to KR1020067001728A priority patent/KR101164690B1/ko
Publication of WO2005013320A2 publication Critical patent/WO2005013320A2/en
Publication of WO2005013320A3 publication Critical patent/WO2005013320A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274—Photolithographic processes
    • H01L21/0276—Photolithographic processes using an anti-reflective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0338—Process specially adapted to improve the resolution of the mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00—Manufacture or treatment of nanostructures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/902—Capping layer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist
    • Y10S438/952—Utilizing antireflective layer

Definitions

  • This invention relates to semiconductor devices, and more particularly, to semiconductor devices that utilize an organic anti-reflective coating (ARC).
  • ARC organic anti-reflective coating
  • ARC inorganic anti-reflective coating
  • BARC spin-on organic bottom anti-reflective coating
  • Inorganic ARC hard masking patterning schemes pose difficulties for some applications because the amount of photoresist required to protect the hard mask during the hard mask etch place a lower limit on photoresist thickness. This limit can prevent the use of the thinner photoresist films that give better resolution.
  • the spin-on BARC is relatively easier to apply, it is typically so similar to photoresist in its chemical composition and thus etch properties that it also requires a thick photoresist.
  • amorphous carbon thin films have been proposed. Such films have been attempted in semiconductor manufacturing but have been found to have relatively high defect densities of greater than 3.0 defects per square centimeter. Thus there is a need for an improved mask stack with high resolution and low defectivity.
  • FIG. 1 is a cross section of a semiconductor device according to an embodiment of the invention
  • FIG. 2 is a cross section of the semiconductor device of FIG. 1 at a subsequent stage in processing
  • FIG. 3 is a cross section of the semiconductor device of FIG. 2 at a subsequent stage in processing
  • FIG. 4 is a cross section of the semiconductor device of FIG. 3 at a subsequent stage in processing
  • FIG. 5 is a cross section of the semiconductor device of FIG. 4 at a subsequent stage in processing
  • FIG. 6 is a cross section of the semiconductor device of FIG. 5 at a subsequent stage in processing
  • FIG. 1 is a cross section of a semiconductor device according to an embodiment of the invention
  • FIG. 2 is a cross section of the semiconductor device of FIG. 1 at a subsequent stage in processing
  • FIG. 3 is a cross section of the semiconductor device of FIG. 2 at a subsequent stage in processing
  • FIG. 4 is a cross section of the semiconductor device of FIG. 3 at a subsequent stage in processing
  • FIG. 5 is a cross section of the
  • a patterning stack above a conductive material that is to be etched has a patterned photoresist layer that is used to pattern an underlying a tetraethyl-ortho-silicate (TEOS) layer.
  • TEOS tetraethyl-ortho-silicate
  • the low temperature TEOS layer is over an organic anti-reflective coating (ARC), which is over the conductive layer.
  • ARC organic anti-reflective coating
  • the low temperature TEOS layer provides adhesion to both the organic ARC and the photoresist, has low defectivity, operates as a hard mask, and serves as a phase shift layer that helps, in combination with the organic ARC, to reduce undesired reflection.
  • the issue with adhesion has become more difficult with the introduction of photoresists designed for 193 nanometer lithography.
  • the following description provides a more complete explanation of the preferred embodiment of the invention as well as other alternative solutions. Shown in FIG.
  • TEOS layer 20 is an oxide layer made using TEOS preferably at a temperature of 300 degrees Celsius.
  • An effective TEOS layer has been deposited using an Applied Materials Centura 5200 DxZ deposition tool using TEOS, oxygen, and helium at 5.5 Torr.
  • the flow rates are 840 milligrams per minute (mgm) for TEOS, 840 seem for the oxygen, and 560 seem for the helium.
  • the power is set at 510 watts for the high frequency and 110 watts for the low frequency.
  • This equipment and these settings are exemplary and could be different.
  • the temperature is intentionally less than the typical deposition temperature of 400 degrees Celsius for TEOS.
  • the temperature is preferably lower than about 350 degrees Celsius.
  • the temperature should also be greater than about 250 degrees Celsius.
  • Other equipment would almost certainly run at somewhat different conditions and such settings would be determined by experimentation.
  • substrate 12 is silicon
  • insulating layer 14 is silicon oxide of about 15 Angstroms
  • conductive material 16 is polysilicon of about 1000 Angstroms
  • organic ARC 18 is an hydrogenated amorphous carbon film deposited by plasma enhanced chemical vapor deposition (PECVD) as is known to one of ordinary skill in the art and is 500 Angstroms thick
  • patterned photoresist 22 is 2500 Angstroms thick.
  • a thinner photoresist at 1500 Angstroms may be preferable.
  • a polysilicon thickness of 1500 Angstroms may be preferable.
  • metal is used instead polysilicon, the thickness is preferably less than 1000 Angstroms. Shown in FIG.
  • patterned photoresist 22 is achieved by an exposure of 0.1 microns (100 nanometers).
  • thinned photoresist is about 50 nanometers in width and reduced in thickness to about 1500 Angstroms.
  • TEOS layer 20 is minimally effected by this thinning process. Shown in FIG.
  • FIG. 3 is semiconductor device 10 after TEOS layer 20 has been etched using thinned photoresist 24 as a mask to form a TEOS portion 26 under thinned photoresist 28.
  • FIG. 4 semiconductor device 10 after organic ARC layer 18 has been etched using thinned photoresist 28 and TEOS portion 26 to form an ARC portion 30.
  • ARC portion 30 is etched using a reactive ion etch. This etch is an anisotropic etch that becomes isotropic after the exposed portion of ARC 18 is removed. The isotropic effect results in undercutting ARC 18 under TEOS portion 26 to leave ARC portion 30 under TEOS portion 26.
  • This is a technique to further reduce the width of the ultimate layer that is to be formed from conductive layer 16. This technique is known to one of ordinary skill in the art.
  • FIG. 5 Shown in FIG. 5 is a semiconductor device 10 after conductive material
  • ARC portion 30 is etched using ARC portion 30 as a mask to leave a gate conductor 34 of polysilicon and a ARC portion 36, which is smaller than ARC portion 30 due to the exposure to etchants used to etch conductive layer 16.
  • This gate conductor 34 could be a different material than polysilicon, such as metal.
  • Metals that are being considered include, but are not limited to, tantalum silicon nitride, titanium nitride, and tungsten. Further, metal gates may be combinations of layers and one of those layers may even include polysilicon in addition to one or more metal layers. Shown in FIG. 6 is a semiconductor device 10 after removal of ARC portion 36 and the portion of insulating layer 14 that is exposed in FIG. 5 to leave a gate dielectric 38 under gate conductor 34.
  • This removal of ARC portion 36 is achieved using conventional processes for removing photoresist. Although there is no photoresist shown in FIG. 5, there may be some remnant of photoresist and etch reactants left that are removed typically by ashing. This ashing is also effective in reacting away the material that is used for organic ARC 18. A combination of wet cleans, such as a piranha and SCI, is also conventional which in combination with the ashing is certain to remove all of the ARC 18 material. Thus, there is no additional removal step required for removing ARC portion 36. Shown in FIG. 7 is a semiconductor device 10 as a completed transistor after sidewall 40 formation and source 42 and drain 44 implants, which is formed in conventional manner after a gate conductor has been formed over a gate dielectric.
  • this use of low temperature TEOS does not cause any unusual or extra steps in the transistor formation after gate formation.
  • the use of this low temperature TEOS is beneficial because it essentially eliminates photoresist poisoning that causes photoresist to not develop in areas where it is intended to be removed.
  • the poisoning generally comes from nitrogen in the photoresist that neutralizes the acid in the photoresist. Because the TEOS has no nitrogen, there is no nitrogen to poison the photoresist.
  • Another benefit of low temperature TEOS is that the photoresist adheres well to it. This is contrasted with conventional 400 degree TEOS from which the photoresist does tend to delaminate, especially for photoresists that are designed for 193 nanometer lithography.
  • TEOS n and k at 193 nanometers
  • Another benefit is the ease of photolithography rework in the event of improper photoresist patterning in which case the photoresist needs to be removed and re-applied. In such event the TEOS does not need to be removed. Films directly under the photoresist that are etched when photoresist is removed would also have to be removed and re-applied. The TEOS layer does not have to be removed and re-applied in that situation. Further, it protects the organic ARC during the rework process..
  • TEOS TE-rich oxynitride
  • SRON silicon-rich oxynitride
  • SRO silicon-rich oxide
  • the combination would be a composite layer that would replace TEOS layer 20.
  • the silicon nitride layer would be on the organic ARC 16 and the SRON or SRO layer would be between the photoresist and the silicon nitride layer. This is effective in providing both the necessary adhesion and the low defectivity.
  • the combination would be separated by the organic ARC.
  • the silicon nitride layer would be between the conductive layer 16 and the ARC layer 18.
  • the SRON or SRO layer would be between the ARC layer 18 and the photoresist. This is also effective in providing adequate adhesion and defectivity.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
PCT/US2004/022434 2003-07-28 2004-07-13 A semiconductor device having an organic anti-reflective coating (arc) and method therefor Ceased WO2005013320A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2006521869A JP4677407B2 (ja) 2003-07-28 2004-07-13 有機反射防止膜（ａｒｃ）を有する半導体装置の製造方法
EP04778107A EP1652225A4 (en) 2003-07-28 2004-07-13 A semiconductor device having an organic anti-reflective coating (arc) and method therefor
KR1020067001728A KR101164690B1 (ko) 2003-07-28 2004-07-13 유기 ａｒｃ를 구비하는 반도체 장치 및 그것을 위한 방법

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/628,668 2003-07-28
US10/628,668 US6972255B2 (en) 2003-07-28 2003-07-28 Semiconductor device having an organic anti-reflective coating (ARC) and method therefor

Publications (2)

Publication Number Publication Date
WO2005013320A2 true WO2005013320A2 (en) 2005-02-10
WO2005013320A3 WO2005013320A3 (en) 2005-04-07

Family

ID=34103421

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/022434 Ceased WO2005013320A2 (en) 2003-07-28 2004-07-13 A semiconductor device having an organic anti-reflective coating (arc) and method therefor

Country Status (7)

Country Link
US (3) US6972255B2 (enExample)
EP (1) EP1652225A4 (enExample)
JP (1) JP4677407B2 (enExample)
KR (1) KR101164690B1 (enExample)
CN (1) CN100461350C (enExample)
TW (1) TWI348777B (enExample)
WO (1) WO2005013320A2 (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007165883A (ja) * 2005-12-16 2007-06-28 Asm Japan Kk 有機シリコン酸化膜及び多層レジスト構造を形成するための方法
JP2008091825A (ja) * 2006-10-05 2008-04-17 Nec Electronics Corp 半導体装置の製造方法
JP4782010B2 (ja) * 2003-08-29 2011-09-28 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 低温かつ低堆積レートでｔｅｏｓキャップ層を形成する方法
US8129094B2 (en) 2007-12-20 2012-03-06 Hynix Semiconductor Inc. Method for manufacturing a semiconductor device

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6573030B1 (en) * 2000-02-17 2003-06-03 Applied Materials, Inc. Method for depositing an amorphous carbon layer
US6972255B2 (en) * 2003-07-28 2005-12-06 Freescale Semiconductor, Inc. Semiconductor device having an organic anti-reflective coating (ARC) and method therefor
US20060105567A1 (en) * 2004-11-12 2006-05-18 Intel Corporation Method for forming a dual-damascene structure
US7176130B2 (en) * 2004-11-12 2007-02-13 Freescale Semiconductor, Inc. Plasma treatment for surface of semiconductor device
US20070000360A1 (en) * 2005-07-01 2007-01-04 Colarelli Nicholas J Iii Tool for an automobile brake lathe
US7371695B2 (en) * 2006-01-04 2008-05-13 Promos Technologies Pte. Ltd. Use of TEOS oxides in integrated circuit fabrication processes
JP2007311508A (ja) * 2006-05-17 2007-11-29 Nikon Corp 微細パターン形成方法及びデバイス製造方法
US7727829B2 (en) * 2007-02-06 2010-06-01 Freescale Semiconductor, Inc. Method of forming a semiconductor device having a removable sidewall spacer
US7737018B2 (en) * 2007-02-06 2010-06-15 Freescale Semiconductor, Inc. Process of forming an electronic device including forming a gate electrode layer and forming a patterned masking layer
US20090104541A1 (en) * 2007-10-23 2009-04-23 Eui Kyoon Kim Plasma surface treatment to prevent pattern collapse in immersion lithography
US20090197086A1 (en) * 2008-02-04 2009-08-06 Sudha Rathi Elimination of photoresist material collapse and poisoning in 45-nm feature size using dry or immersion lithography
CN102087993B (zh) * 2009-12-04 2013-01-23 中芯国际集成电路制造(上海)有限公司 沟槽形成方法
CN102867742B (zh) * 2012-09-17 2015-06-24 上海华力微电子有限公司 一种消除形貌变形的等离子刻蚀方法
US9640430B2 (en) 2015-09-17 2017-05-02 Nxp Usa, Inc. Semiconductor device with graphene encapsulated metal and method therefor
US10297445B2 (en) 2016-06-14 2019-05-21 QROMIS, Inc. Engineered substrate structure for power and RF applications
US10510582B2 (en) * 2016-06-14 2019-12-17 QROMIS, Inc. Engineered substrate structure
JP6626607B2 (ja) * 2016-06-14 2019-12-25 クロミス，インコーポレイテッド 電力およびｒｆ用途用の設計された基板構造
CN110660839B (zh) * 2019-11-13 2022-04-29 京东方科技集团股份有限公司 一种显示面板及其制备方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1154468A2 (en) 2000-02-17 2001-11-14 Applied Materials, Inc. Method of depositing an amorphous carbon layer

Family Cites Families (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5153691A (en) * 1989-06-21 1992-10-06 Xicor, Inc. Apparatus for a dual thickness floating gate memory cell
US5976992A (en) 1993-09-27 1999-11-02 Kabushiki Kaisha Toshiba Method of supplying excited oxygen
US5545588A (en) * 1995-05-05 1996-08-13 Taiwan Semiconductor Manufacturing Company Method of using disposable hard mask for gate critical dimension control
US5635425A (en) * 1995-05-25 1997-06-03 Industrial Technology Research Institute In-situ N2 plasma treatment for PE TEOS oxide deposition
US5536681A (en) * 1995-06-23 1996-07-16 Taiwan Semiconductor Manufacturing Company PE-OX/ozone-TEOS gap filling capability by selective N2 treatment on PE-OX
US5759746A (en) * 1996-05-24 1998-06-02 Kabushiki Kaisha Toshiba Fabrication process using a thin resist
US5880018A (en) 1996-10-07 1999-03-09 Motorola Inc. Method for manufacturing a low dielectric constant inter-level integrated circuit structure
EP0903777A4 (en) * 1997-01-21 2005-09-14 Matsushita Electric Industrial Co Ltd PATTERN MOLDING
US5807660A (en) 1997-02-03 1998-09-15 Taiwan Semiconductor Manufacturing Company Ltd. Avoid photoresist lifting by post-oxide-dep plasma treatment
US6417167B1 (en) * 1997-02-05 2002-07-09 Kirin Beer Kabushiki Kaisha Lyophilized compositions containing shingoglycolipid and process for preparing them
US6428894B1 (en) * 1997-06-04 2002-08-06 International Business Machines Corporation Tunable and removable plasma deposited antireflective coatings
US6211078B1 (en) * 1997-08-18 2001-04-03 Micron Technology, Inc. Method of improving resist adhesion for use in patterning conductive layers
US6133613A (en) * 1998-02-03 2000-10-17 Vanguard International Semiconductor Corporation Anti-reflection oxynitride film for tungsten-silicide substrates
WO1999050894A1 (en) * 1998-03-27 1999-10-07 Advanced Micro Devices, Inc. Thin oxide film for augmenting anti-reflectivity and eliminating resist footing
US6143666A (en) 1998-03-30 2000-11-07 Vanguard International Seminconductor Company Plasma surface treatment method for forming patterned TEOS based silicon oxide layer with reliable via and interconnection formed therethrough
US6316167B1 (en) * 2000-01-10 2001-11-13 International Business Machines Corporation Tunabale vapor deposited materials as antireflective coatings, hardmasks and as combined antireflective coating/hardmasks and methods of fabrication thereof and application thereof
US6093973A (en) * 1998-09-30 2000-07-25 Advanced Micro Devices, Inc. Hard mask for metal patterning
US6187687B1 (en) * 1998-11-05 2001-02-13 Advanced Micro Devices, Inc. Minimization of line width variation in photolithography
EP1133788A1 (en) * 1998-11-25 2001-09-19 Advanced Micro Devices, Inc. Silane-based oxide anti-reflective coating for patterning of metal features in semiconductor manufacturing
US6159863A (en) * 1999-01-22 2000-12-12 Advanced Micro Devices, Inc. Insitu hardmask and metal etch in a single etcher
US6423385B1 (en) 1999-02-25 2002-07-23 Hitachi, Ltd. Liquid crystal display devices
US6503818B1 (en) * 1999-04-02 2003-01-07 Taiwan Semiconductor Manufacturing Company Delamination resistant multi-layer composite dielectric layer employing low dielectric constant dielectric material
KR100307629B1 (ko) * 1999-04-30 2001-09-26 윤종용 하이드로 카본계의 가스를 이용한 반사방지막의 형성 및 적용방법
US6423384B1 (en) * 1999-06-25 2002-07-23 Applied Materials, Inc. HDP-CVD deposition of low dielectric constant amorphous carbon film
US6306771B1 (en) 1999-08-27 2001-10-23 Integrated Device Technology, Inc. Process for preventing the formation of ring defects
US6197687B1 (en) * 1999-09-13 2001-03-06 Advanced Micro Devices, Inc. Method of patterning field dielectric regions in a semiconductor device
JP2001085407A (ja) * 1999-09-13 2001-03-30 Hitachi Ltd 半導体集積回路装置の製造方法および製造装置
JP5121090B2 (ja) * 2000-02-17 2013-01-16 アプライド マテリアルズ インコーポレイテッド アモルファスカーボン層の堆積方法
JP2001308076A (ja) 2000-04-27 2001-11-02 Nec Corp 半導体装置の製造方法
US6420097B1 (en) * 2000-05-02 2002-07-16 Advanced Micro Devices, Inc. Hardmask trim process
JP2002194547A (ja) * 2000-06-08 2002-07-10 Applied Materials Inc アモルファスカーボン層の堆積方法
US6417084B1 (en) * 2000-07-20 2002-07-09 Advanced Micro Devices, Inc. T-gate formation using a modified conventional poly process
KR100504546B1 (ko) 2000-07-24 2005-08-01 주식회사 하이닉스반도체 반도체 소자의 제조방법
US6479315B1 (en) 2000-11-27 2002-11-12 Microscan Systems, Inc. Process for manufacturing micromechanical and microoptomechanical structures with single crystal silicon exposure step
US6656830B1 (en) 2001-02-07 2003-12-02 Advanced Micro Devices, Inc. Dual damascene with silicon carbide middle etch stop layer/ARC
US6423364B1 (en) * 2001-02-28 2002-07-23 Protein Technologies International, Inc. Functional food ingredient
US6716571B2 (en) 2001-03-28 2004-04-06 Advanced Micro Devices, Inc. Selective photoresist hardening to facilitate lateral trimming
JP4014891B2 (ja) * 2001-03-29 2007-11-28 株式会社東芝 半導体装置の製造方法
TW567575B (en) 2001-03-29 2003-12-21 Toshiba Corp Fabrication method of semiconductor device and semiconductor device
JP2003077900A (ja) * 2001-09-06 2003-03-14 Hitachi Ltd 半導体装置の製造方法
JP3877997B2 (ja) * 2001-11-05 2007-02-07 プロモス テクノロジーズ インコーポレイテッド ダイナミックランダムアクセスメモリセルを形成する方法
US6548423B1 (en) * 2002-01-16 2003-04-15 Advanced Micro Devices, Inc. Multilayer anti-reflective coating process for integrated circuit fabrication
US6541397B1 (en) * 2002-03-29 2003-04-01 Applied Materials, Inc. Removable amorphous carbon CMP stop
US6764949B2 (en) 2002-07-31 2004-07-20 Advanced Micro Devices, Inc. Method for reducing pattern deformation and photoresist poisoning in semiconductor device fabrication
US6900002B1 (en) * 2002-11-19 2005-05-31 Advanced Micro Devices, Inc. Antireflective bi-layer hardmask including a densified amorphous carbon layer
US6894342B1 (en) 2003-06-12 2005-05-17 Spansion Llc Structure and method for preventing UV radiation damage in a memory cell and improving contact CD control
US6972255B2 (en) 2003-07-28 2005-12-06 Freescale Semiconductor, Inc. Semiconductor device having an organic anti-reflective coating (ARC) and method therefor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1154468A2 (en) 2000-02-17 2001-11-14 Applied Materials, Inc. Method of depositing an amorphous carbon layer

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4782010B2 (ja) * 2003-08-29 2011-09-28 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 低温かつ低堆積レートでｔｅｏｓキャップ層を形成する方法
JP2007165883A (ja) * 2005-12-16 2007-06-28 Asm Japan Kk 有機シリコン酸化膜及び多層レジスト構造を形成するための方法
JP2008091825A (ja) * 2006-10-05 2008-04-17 Nec Electronics Corp 半導体装置の製造方法
US8129094B2 (en) 2007-12-20 2012-03-06 Hynix Semiconductor Inc. Method for manufacturing a semiconductor device

Also Published As

Publication number Publication date
CN100461350C (zh) 2009-02-11
US7199429B2 (en) 2007-04-03
JP4677407B2 (ja) 2011-04-27
TW200520274A (en) 2005-06-16
US6972255B2 (en) 2005-12-06
EP1652225A2 (en) 2006-05-03
CN1809916A (zh) 2006-07-26
WO2005013320A3 (en) 2005-04-07
US20050181596A1 (en) 2005-08-18
KR20060056346A (ko) 2006-05-24
TWI348777B (en) 2011-09-11
US8039389B2 (en) 2011-10-18
KR101164690B1 (ko) 2012-07-11
JP2007500443A (ja) 2007-01-11
US20050026338A1 (en) 2005-02-03
US20070141770A1 (en) 2007-06-21
EP1652225A4 (en) 2009-05-13

Similar Documents

Publication Publication Date Title
US8039389B2 (en) Semiconductor device having an organic anti-reflective coating (ARC) and method therefor
CN1053765C (zh) 导电体连线的制造方法
US6030541A (en) Process for defining a pattern using an anti-reflective coating and structure therefor
US5750441A (en) Mask having a tapered profile used during the formation of a semiconductor device
US7390750B1 (en) Method of patterning elements within a semiconductor topography
KR100655536B1 (ko) 최소 선폭 손실 및 레지스트 손실을 감소시키기 위한실릴화 방법
US8293460B2 (en) Double exposure patterning with carbonaceous hardmask
KR20070107017A (ko) 트리밍과 호환되는 라인 에지 조도 감소 방법
US7901869B2 (en) Double patterning with a double layer cap on carbonaceous hardmask
US6900002B1 (en) Antireflective bi-layer hardmask including a densified amorphous carbon layer
WO2003007344A2 (en) Etch pattern definition using a cvd organic layer as an anti-reflection coating and hardmask
KR20010029859A (ko) 반도체 장치의 제조 방법
JP2007110112A (ja) 炭素含有膜エッチング方法及びこれを利用した半導体素子の製造方法
JP3803523B2 (ja) ドライエッチング方法及び半導体装置の製造方法
US20080194107A1 (en) Method of manufacturing semiconductor device
US6136511A (en) Method of patterning substrates using multilayer resist processing
US6436841B1 (en) Selectivity oxide-to-oxynitride etch process using a fluorine containing gas, an inert gas and a weak oxidant
US7067429B2 (en) Processing method of forming MRAM circuitry
US7176130B2 (en) Plasma treatment for surface of semiconductor device
US20070290292A1 (en) Use of teos oxides in integrated circuit fabrication processes
US6133145A (en) Method to increase the etch rate selectivity between metal and photoresist via use of a plasma treatment
JP3725811B2 (ja) 半導体装置の製造方法
JP3877461B2 (ja) 半導体装置の製造方法
JP2873759B2 (ja) 半導体装置のウエットエッチング前処理方法
US7575855B2 (en) Method of forming pattern

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 20048173895

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2004778107

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2006521869

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1020067001728

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2004778107

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020067001728

Country of ref document: KR