WO2005010899A1 - コイル部品及びその製造方法 - Google Patents
コイル部品及びその製造方法 Download PDFInfo
- Publication number
- WO2005010899A1 WO2005010899A1 PCT/JP2004/010731 JP2004010731W WO2005010899A1 WO 2005010899 A1 WO2005010899 A1 WO 2005010899A1 JP 2004010731 W JP2004010731 W JP 2004010731W WO 2005010899 A1 WO2005010899 A1 WO 2005010899A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- insulating layer
- magnetic
- coil
- layer
- coil component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/04—Fixed inductances of the signal type with magnetic core
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
- H01F17/0013—Printed inductances with stacked layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F27/00—Details of transformers or inductances, in general
- H01F27/28—Coils; Windings; Conductive connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
- H01F41/02—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets
- H01F41/04—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets for manufacturing coils
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F5/00—Coils
- H01F5/02—Coils wound on non-magnetic supports, e.g. formers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F2017/0093—Common mode choke coil
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/04—Fixed inductances of the signal type with magnetic core
- H01F2017/048—Fixed inductances of the signal type with magnetic core with encapsulating core, e.g. made of resin and magnetic powder
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H1/00—Constructional details of impedance networks whose electrical mode of operation is not specified or applicable to more than one type of network
- H03H2001/0021—Constructional details
- H03H2001/0085—Multilayer, e.g. LTCC, HTCC, green sheets
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H1/00—Constructional details of impedance networks whose electrical mode of operation is not specified or applicable to more than one type of network
- H03H2001/0092—Inductor filters, i.e. inductors whose parasitic capacitance is of relevance to consider it as filter
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/4902—Electromagnet, transformer or inductor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/4902—Electromagnet, transformer or inductor
- Y10T29/49021—Magnetic recording reproducing transducer [e.g., tape head, core, etc.]
- Y10T29/49032—Fabricating head structure or component thereof
- Y10T29/4906—Providing winding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/4902—Electromagnet, transformer or inductor
- Y10T29/49021—Magnetic recording reproducing transducer [e.g., tape head, core, etc.]
- Y10T29/49032—Fabricating head structure or component thereof
- Y10T29/4906—Providing winding
- Y10T29/49062—Multilayered winding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/4902—Electromagnet, transformer or inductor
- Y10T29/49073—Electromagnet, transformer or inductor by assembling coil and core
Definitions
- the present invention relates to a common mode choke coil, a method of manufacturing the same, and a common mode choke coil array, and more particularly to a filter used for suppressing a common mode current that causes electromagnetic interference which is a problem in a balanced transmission system. And its manufacturing method.
- a laminated type is known as a chip-type common mode choke coil.
- This component has a structure in which a coil conductor pattern is formed on the surface of a magnetic sheet such as ferrite to form a first coil, and a similar second coil magnetic sheet is alternately laminated.
- Patent Document 1 A common mode choke coil disclosed in Japanese Patent Application Laid-Open No. 8-203737 (hereinafter, referred to as Patent Document 1) is known as one using a thin film method.
- a lead electrode is formed on a magnetic substrate by a thin film method, and then an insulating layer, a first coil conductor, an insulating layer, a second coil conductor, and an insulating layer are sequentially formed by a thin film method, and the magnetic layer is formed from the upper surface.
- the structure is sandwiched between substrates.
- Patent Document 2 Japanese Patent Application Laid-Open No. H11-54326 (hereinafter referred to as Patent Document 2), to improve the degree of magnetic coupling between the coils and increase the common impedance.
- the central part and the outer peripheral part of the insulating layer formed by the thin film method are etched (developed), and the upper magnetic substrate is bonded with a resin obtained by mixing magnetic powder with an insulating material to form a closed magnetic circuit structure.
- Patent Document 3 in a common mode choke coil formed by a thin film method, as disclosed in Japanese Patent Application Laid-Open No. 2003-133135 (hereinafter referred to as Patent Document 3), an insulating layer provided on a first magnetic substrate is provided.
- the coil patterns By stacking the coil patterns, at least a portion of the laminated body having a structure in which the coil is disposed in the insulator, where the coil pattern is not disposed, reaches the first magnetic substrate from the upper surface side.
- One recess is formed, a part of the magnetic layer disposed to cover the laminate is inserted into the recess, and the second (upper) magnetic substrate is connected to the non-magnetic substrate.
- a structure is formed in which the magnetic layer is joined to the magnetic layer via a deposition layer.
- an impedance value adjusting insulating layer is formed on a magnetic substrate, and the impedance can be adjusted by adjusting only the thickness of the insulating layer. Also, by using the thin film forming method, the insulating layer for adjusting the impedance value can obtain a small variation, a high accuracy, and an impedance value.
- the present invention provides a common mode choke coil that can easily adjust an impedance value by appropriately changing the thickness of an impedance value adjusting insulating layer, a method of manufacturing the same, and a common mode choke coil.
- An object is to provide a choke coil array.
- a coil component according to the invention of claim 1 of the present application includes an impedance value adjusting insulating layer formed on the entire main surface of the first magnetic substrate; The coil pattern and the insulating layer alternately formed on the value adjusting insulating layer, and the insulating layer portion in one or both of a central region surrounded by the coil pattern and an outer peripheral region of the coil pattern are removed. An insulating layer removing portion that is formed and exposes the impedance value adjusting insulating layer, and is provided on the uppermost insulating layer and the insulating layer removing portion. And a second magnetic substrate bonded via an adhesive layer formed on the magnetic powder-containing resin.
- the coil component according to the second aspect of the present invention is characterized in that, in the first aspect, the thickness of the impedance value adjusting insulating layer is 1 micron to 20 microns.
- the coil component according to the invention of claim 3 of the present application is characterized in that, in claim 1 or 2, the insulating layer for impedance value adjustment is made of polyimide.
- a coil component according to claim 4 of the present application is characterized in that a plurality of the coil patterns according to claim 1, 2, or 3 are formed.
- the method of manufacturing a coil component according to the invention of claim 5 of the present application includes a first film forming step of forming an impedance value adjusting insulating layer over the entire main surface of the first magnetic substrate; A second film forming step of alternately forming a coil pattern and an insulating layer on the dance value adjusting insulating layer; and a central region of each insulating layer other than the impedance value adjusting insulating layer surrounded by the coil pattern.
- Second magnetic substrate Les As; and a bonding step of bonding to, Ru.
- FIGS. 1 and 2 show a first embodiment of the present invention.
- FIG. 1 is an exploded perspective view of a chip-type common mode choke coil
- FIG. 2 is an explanatory view showing a manufacturing process. is there.
- a plurality of components are produced simultaneously on a substrate, but in this embodiment, description is made for one element.
- the chip-type common mode choke coil is provided on the main surface of the first magnetic substrate 1 with an insulating layer 2 for impedance value adjustment, a first extraction electrode layer 3, an insulating layer 4, 1 Coil conductor layer (spiral coil conductor pattern) 5, insulating layer 6, second coil conductor layer (spiral coil conductor pattern) 7, insulating layer 8, second extraction electrode layer 9, insulating layer 10, magnetic layer 11,
- the adhesive layer 12 and the second magnetic substrate 13 are laminated and integrated in this order.
- the impedance value adjusting insulating layer 2 is formed on the entire main surface of the first magnetic substrate 1. Further, the first extraction electrode layer 3 and the first coil conductor layer 5, and the second extraction electrode layer 9 and the second coil conductor layer 7 are electrically connected to each other through through holes. One end of each lead electrode layer and one end of each coil conductor layer are connected to external electrodes (formed on the outer surface of the chip).
- the magnetic layer 11 is formed by applying a resin containing a magnetic powder and curing the resin. After the curing, the resin is polished to reduce unevenness on the surface. 13 is bonded and integrated.
- the magnetic substrates 1 and 13 are made of sintered ferrite, composite ferrite, etc., and the impedance-adjusting insulating layer 2 and the other insulating layers 4, 6, 8, and 10 are made of insulating resin such as polyimide resin or epoxy resin. It is a material having excellent edge properties and good workability.
- the magnetic powder-containing resin constituting the magnetic layer 11 is a material obtained by mixing magnetic powder such as ferrite into an epoxy resin or the like.
- the procedure for manufacturing the chip-type common mode choke coil is as follows. However, this is a case where the extraction electrode layers 3 and 9 and the first and second coil conductor layers 5 and 7 which are spiral coil conductor patterns are formed by vacuum film formation (evaporation, sputtering, etc.) or by plating.
- An insulating layer 2 for adjusting an impedance value made of an insulating resin or the like is formed on the entire main surface of the magnetic substrate 1 so as to have a thickness of 1 ⁇ m to 20 ⁇ m.
- a forming method a spin coating method, a dipping method, a spray method, a printing method, or a thin film forming method is employed.
- an insulating layer for adjusting the impedance value can be formed with a high degree of accuracy with a small variation, and a high-precision impedance value with a small variation can be obtained.
- the thickness of the impedance value adjusting insulating layer 2 is less than 1 ⁇ m, it becomes difficult to form the film and the effect of adjusting the impedance value (especially the common impedance value) tends to be weakened. Further, if the film thickness is larger than 20 microns, there is a problem that the amount of decrease in the impedance value increases more than necessary.
- the vacuum film forming method or the plating method is used to Deposit the genus.
- the metal used is preferably Cu, A1, or the like from the viewpoint of conductivity and workability.
- a pattern is formed to form the extraction electrode layer 3.
- the pattern Jung method is performed by an etching method using photolithography, an additive method (plating) using photolithography, or the like.
- the method of forming the insulating layer 4 made of an insulating resin such as polyimide is the same as that of the insulating layer 2 for adjusting the impedance value. Thereafter, the center and outer peripheral regions of the coil conductor pattern are etched (developed) and removed. I do. At this time, a contact hole for connecting the extraction electrode layer 3 and the coil conductor layer 5 is formed at the same time.
- a first coil conductor layer 5 which is a spiral coil conductor pattern is formed.
- the construction method is the same as that of the extraction electrode layer 3.
- an insulating layer 6 made of an insulating resin is formed.
- the construction method is the same as that of the insulating layer 4.
- a second coil conductor layer 7, an insulating layer 8 (insulating resin), a lead electrode layer 9, and an insulating layer 10 (insulating resin), which are spiral coil conductor patterns, are sequentially formed in the same manner.
- the insulating layers 4, 6, 8, and 10 are made of the same material such as polyimide. Further, the insulating material for impedance value adjustment 2 and the insulating layers 4, 6, 8, and 10 may be made of different materials.
- a film forming step of alternately forming the impedance value adjusting insulating layer 2 and the conductive layer including the spiral coil conductive pattern on the first magnetic substrate 1, and the coil conductor of each insulating layer By performing an etching step of removing a central region surrounded by the pattern and an insulating layer portion of the outer peripheral region of the coil conductor pattern, as shown in FIG. 2A, a laminated body having the coil conductor pattern embedded on the first magnetic substrate 1
- the resin removing portion 21 (concave portion) and the resin removing portion 22 (notch portion) obtained by leaving the insulating layer 2 for adjusting the impedance value in the central region and the outer peripheral region of the laminate 20 and removing the other insulating layers. ) Is formed.
- a resin containing magnetic powder (cured to become a magnetic layer) 11 is printed in the coating step of FIG. , 22) and then cure.
- the upper surface of the magnetic powder-containing resin 11 is polished from the uneven state in FIG. 2B to a certain height as shown in FIG. 2C, and a flattening process is performed (the uneven portion is reduced).
- the entire upper surface of the cured magnetic powder-containing resin is polished, An adhesive is applied on the flat magnetic layer 11 to form an adhesive layer 12, and the second magnetic substrate 13 is attached.
- the thickness of the insulating layer 2 for adjusting the impedance value can be formed with a high thickness accuracy by using a thin film forming method, and a component having a small variation in impedance can be manufactured.
- FIG. 3 shows a second embodiment of the present invention, in which a common mode choke coil array is manufactured.
- two configurations of the common mode choke coil of the above embodiment are formed on the first magnetic substrate 1 side by side.
- the same reference numerals are given to the same or corresponding parts as in the above-described embodiment, and the description is omitted.
- both the central region surrounded by the coil pattern of each insulating layer other than the impedance adjusting insulating layer 2 and the outer peripheral region of the coil pattern are removed to remove the magnetic powder-containing portion.
- a resin removal portion filled with resin was formed, but either the central region surrounded by the coil pattern of each insulating layer other than the impedance value adjusting insulating layer 2 or the outer peripheral region of the coil pattern was removed. Then, a resin removing portion filled with resin containing magnetic powder may be formed.
- the third embodiment of the present invention relates to a coil component used as a main component of a common mode choke coil and a transformer, and a method of manufacturing the same.
- chip-type coil components As a chip type coil component, a laminated coil component in which a coil conductor pattern is formed on the surface of a magnetic material sheet such as ferrite and the magnetic sheet is laminated, or a coil conductor of an insulating film and a metal thin film using a thin film forming technique. And a thin-film coil component formed alternately.
- Patent Document 2 discloses a common mode choke coil as a thin-film type coil component.
- FIG. 12 shows a common mode choke coil array 91 in which two common mode choke coils are integrated.
- FIG. 12A is a perspective view of the appearance of the common mode choke array 91
- FIG. 12B is a cross-sectional view taken along a virtual line AA ′ shown by a broken line in FIG. 12A.
- the common mode choke coil array 91 includes insulating films 103a, 103b, and 103c formed of polyimide resin between ferrite substrates (magnetic substrates) 93 and 95 disposed opposite to each other.
- It has a structure in which coil conductors 105 and 107 of a metal thin film formed in a spiral shape are sequentially formed by a thin film forming technique.
- One of the choke coils of the common mode choke coil array 91 traverses the sides of the ferrite substrates 93 and 95, and the terminals of the coil conductors 105 and 107 are connected to the four electrode terminals 99 (99a, 99b, and 99c). , 99d) Force S is formed.
- the other choke coil has four electrode terminals 101 connected to terminal portions of a coil conductor (not shown) across the side surfaces of the ferrite substrates 93 and 95.
- An opening 111 is formed on the inner peripheral side of the spiral coil conductors 105 and 107 to open the insulating films 103a, 103b and 103c to expose the magnetic substrate 93.
- insulating films 103a, 103b, and 103c are opened on the outer peripheral sides of the coil conductors 105 and 107 to form the magnetic substrate 93.
- An exposed opening 113 is formed.
- the insulating material is formed on the openings 111 and 113 and the insulating film 103c by magnetic powder.
- a magnetic layer 115 of a magnetic material mixed with the above is formed.
- the magnetic layer 115 has an adhesive ability, and adheres and fixes the magnetic substrate 95. Since the adhesive strength of the magnetic layer 115 is not sufficient, a common mode choke coil in which an adhesive is applied between the magnetic substrate 95 and the magnetic layer 115 to improve the strength of the coil component is also known. (See Patent Document 3).
- the electrode terminal 99a and the electrode terminal 99c are respectively connected to both terminals (not shown) of the coil conductor 105, and the electrode terminal 99b and the electrode terminal 99d are respectively connected to both terminals (not shown) of the coil conductor 107. Have been.
- the electrode terminal 99a and the electrode terminal 99b are arranged adjacent to each other on one side surface of the common mode choke coil array 91.
- the electrode terminal 99c and the electrode terminal 99d are arranged adjacent to each other on the other side surface of the common mode choke coil array 91.
- Electrode terminals 99a, 99c] and electrode terminals 99b, 99d [By passing this current and conducting the coil conductors 105, 107, the magnetic substrate 93, the opening 111 in the cross section including the center axis of the coil conductors 105, 107]
- a magnetic path M passing through the magnetic layer 115, the magnetic substrate 95, and the magnetic layer 115 in the opening 113 is formed.
- Japanese Patent Application Laid-Open No. 7-22242 discloses that if a coil conductor is formed directly on a magnetic substrate, the insulating properties of the magnetic substrate are small, and in that case, the impedance characteristics are deteriorated. Therefore, high insulation resistance such as Al 2 O 3 (alumina) exists between the magnetic substrate and the coil conductor.
- a thin-film coil component having an insulating layer formed thereon is disclosed.
- the distance between the electrode terminals 99 and 101 it is necessary to reduce the distance between the electrode terminals 99 and 101. Further, the distance d (not shown) between the electrode terminals 99a and 99b and the distance d (not shown) between the electrode terminals 99c and 99d must be reduced.
- the pitch of the electrode terminals 99a and 99b and the pitch of the electrode terminals 99c and 99d is about 500 ⁇ m in order to match the pitch of the input / output terminals of an IC (Integrated Circuit) component.
- the electrode terminals 99a and 99b and the electrode terminals 99c and 99d have a narrow pitch, an insulation resistance of 100 ⁇ or more is required between each electrode terminal.
- the electrode terminals 99 and 101 are formed on the side of the common mode choke coil array 91 by Ni. It has a multilayer structure in which Sn (tin), Ni and Cu (copper) are formed by barrel plating on a (nickel) electrode film (not shown). In the case of barrel plating, polarization occurs only on the surface with low resistance, and a plating film is formed.
- the plating film is formed only on the electrode film. Since the film is formed across the magnetic substrates 93 and 95, if there is a gap between the magnetic substrate 93 and the magnetic layer 115 or between the magnetic layer 115 and the magnetic substrate 95, the plating film is also formed from the gap. Will grow.
- FIG. 13 is a perspective view of the common mode choke coil array 91 in a state where a plating film is formed between the magnetic substrate 93 and the magnetic layer 115 (not shown).
- the distance between the electrode terminals 99 and 101, the electrode terminals 99a and 99b, or the electrode terminals 99c and 99d becomes shorter.
- the resistance between terminals decreases.
- the magnetic substrate 93 has voids on the surface and the magnetic layer 115 is a composite ferrite in which ferrite magnetic powder is mixed into a resin material such as a polyimide resin
- the adhesion between the magnetic substrate 93 and the magnetic layer 115 is low.
- a plating film grows between the magnetic substrate 93 and the magnetic layer 115, and such a decrease in inter-terminal resistance is likely to occur.
- the resistance value between the electrode terminals becomes about 1Z2.
- dielectric breakdown between the electrode terminals 99a and 99b is likely to occur, and the reliability of the common mode choke coil array 91 is significantly reduced.
- the electrode terminals 99a and 99b are short-circuited.
- the coil conductor 105 is directly formed on the magnetic substrate 93, and the coil conductor 105 is formed on the magnetic substrate 95.
- the coil conductors 105 and 107 with low insulation resistance on the surfaces of the magnetic substrates 93 and 95 have a narrow pitch, and when the pitch is small, a current flows between the coil conductors 105 through the surface of the magnetic substrate 93. An electric current flows between the conductors 107 through the surface of the magnetic substrate 95, which is a main cause of deterioration of impedance characteristics.
- the surface of the ferrite magnetic substrates 93 and 95 is Since there are many voids, it is difficult to remove the electrode layer that has entered the voids, and the electrode layer remaining on the magnetic substrates 93 and 95 lowers the insulation resistance on the surfaces of the magnetic substrates 93 and 95, and furthermore, the impedance characteristics are reduced. to degrade. Therefore, in the common mode choke coil array 91, the insulating films 103a and 103c are interposed between the magnetic substrates 93 and 95 and the coil conductors 105 and 107 to secure an insulating life.
- the insulating films 103a and 103c are generally formed by applying a resin material. For this reason, it is necessary to thicken the insulating films 103a and 103c in order to sufficiently secure the insulating properties of the surfaces of the magnetic substrates 93 and 95 with air gaps and sufficiently improve the impedance characteristics of the common mode choke coil array 91. However, the thickness of the common mode choke coil array 91 becomes thicker, which is a hindrance to the reduction in height.
- An object of the present embodiment is to provide a small and low-profile coil component that is less likely to cause a short-circuit between electrode terminals, has less deterioration in impedance characteristics, and is highly reliable.
- Another object of the present embodiment is to provide a method for manufacturing a coil component capable of manufacturing a small, low-profile coil component with low reliability, little deterioration of impedance characteristics, and a short-circuit between electrode terminals. To provide.
- the object is to provide a first magnetic substrate formed of a magnetic material, a first insulating layer formed on the first magnetic substrate, and a first magnetic substrate formed on the first insulating layer.
- An electrode terminal connected to the terminal portion and arranged across the side surface of the first and second magnetic substrates is achieved by the coil component.
- the coil component of the present embodiment is characterized in that a third insulating layer is further formed between the magnetic layer and the second magnetic substrate.
- the first insulating layer is formed near the electrode terminal.
- the first insulating layer is formed of Al 2 O 3. It is characterized by having.
- the coil conductor is formed by forming a plurality of layers with an insulating film interposed therebetween.
- the above object is to form a first insulating layer on a first magnetic substrate formed of a magnetic material and to be a part of a second insulating layer on the first insulating layer.
- An insulating film is formed, a conductive coil conductor is formed in a spiral shape on the insulating film, and an insulating film that becomes a part of a second insulating layer is further formed on the coil conductor.
- An opening is formed on the peripheral side and the outer peripheral side where the first insulating layer is exposed, a magnetic layer is formed to fill at least the opening, and a second magnetic substrate formed of a magnetic material is formed on the magnetic layer.
- the method of manufacturing a coil component according to the present embodiment is characterized in that a third insulating layer is further formed between the magnetic layer and the second magnetic substrate.
- the present embodiment it is possible to manufacture a small-sized and low-profile coil component that is less likely to cause a short-circuit between electrode terminals and that has less deterioration of impedance characteristics and high reliability.
- FIG. 4 shows a cross section of one common mode choke coil of the common mode choke coil array 63 shown in FIG. 11E, which is cut along a virtual line AA ′ in FIG. 11E.
- the common mode choke coil of the present embodiment is characterized in that a first insulating layer 33 is formed on a first magnetic substrate 32 of a magnetic material. .
- insulating films 35a and 35b, conductive coil conductors 37, insulating films 35c and coil conductors 39, and insulating films 35d and 35e are laminated in this order. What is coil conductor 37 and coil conductor 39? , Face-to-face across the insulation moon 35c. Also, the core conductors 37 and 39 are embedded in the second insulating layer 35 which is the insulating film 35a-35e. Openings 34 are formed on the inner peripheral sides of the coil conductors 37 and 39 so that the second insulating layer 35 is removed and the first insulating layer 33 is exposed.
- Openings 36 from which the second insulating layer 35 is removed to expose the first insulating layer 33 are formed on the outer peripheral sides of the coil conductors 37 and 39. Further, a magnetic layer 41 is formed by filling the openings 34 and 36, and a second magnetic substrate 45 made of a magnetic material is fixed on the magnetic layer 41.
- the first and second magnetic substrates 32 and 45 are formed of, for example, ferrite as a magnetic material.
- the first insulating layer 33 is made of, for example, Al 2 O 3 as an insulating material so as to obtain a high surface resistance.
- the insulating films 35a, 35b, 35c, 35d, and 35e of the second insulating layer 35 on the first insulating layer 33 are formed by applying a polyimide resin and patterning them in a predetermined shape.
- the coil conductor 37 is formed by being patterned in a spiral shape on the insulating film 35b.
- An insulating film 35c is formed on the insulating film 35b so as to cover the coil conductor 37.
- a coil conductor 39 that is patterned in a spiral similar to the coil conductor 37 is formed.
- An insulating film 35d made of polyimide resin is formed on the insulating film 35c so as to cover the coil conductor 39.
- an insulating film 35e of a polyimide resin is formed on the insulating film 35d.
- lead terminals and lead wires are formed on the insulating film 35a.
- another lead terminal and a lead wire are formed on the insulating film 35d.
- the magnetic layer 41 is formed to fill the openings 34 and 36 and to cover the second insulating layer 35.
- the magnetic layer 41 is formed of a composite fiber obtained by mixing magnetic powder of the polyimide into a polyimide resin. Further, an adhesive layer 43 is formed on the magnetic layer 41, and a second magnetic substrate 45 of a fiber is adhered.
- the operation of the common mode choke coil according to the present embodiment will be described.
- the first magnetic substrate 32, the first insulating layer 33, the magnetic layer 41 of the opening 36, Adhesive layer 43, No. A magnetic path M that passes through the second magnetic substrate 45, the adhesive layer 43, the magnetic layer 41 of the opening 34, and the first insulating layer 33 in this order is formed.
- the first insulating layer 33 and the adhesive layer 43 are non-magnetic, each of them is a thin film of about several xm.Therefore, there is almost no leakage of magnetic field lines at this portion, and the magnetic path M is regarded as a substantially closed magnetic path. Can be.
- the common mode choke coil has good magnetic coupling and impedance characteristics.
- the coil conductor 39 is disposed close to and facing the coil conductor 37 via the insulating film 35c, the degree of magnetic coupling and impedance characteristics of the common mode choke coil are further improved.
- FIGS. 5, 6, 9, and 10A to 10C a common mode choke coil array 63 in which two common mode choke coils are integrated will be described as an example.
- the lower part shows the wafer 47
- the upper part shows a perspective view of each chip in the wafer 47 that is not actually cut and separated. Note that components having the same functions and functions as those of the common mode choke coil shown in FIG. 4 are denoted by the same reference numerals, and description thereof will be omitted.
- a wafer 47 that will eventually become the first magnetic substrate 32 is prepared.
- a first insulating layer 33 of Al 2 O 3 is formed on the wafer 47 by using a sputtering method.
- the first insulating layer 33 is not limited to A1 ⁇ , but includes SiO (silicon oxide) and
- any material having a high insulation resistance such as A1N (aluminum nitride film) may be used.
- the first insulating layer 33 is dense without being affected by the voids of the wafer 47.
- the above-mentioned material is formed by sputtering to a thickness of about 0: m—10 zm. It is preferable to form them.
- a polyimide resin is applied on the first insulating layer 33 and patterned to form an insulating film 35a having openings 34 and 36.
- a Cu (copper) layer (not shown) is formed and patterned on the insulating film 35a, and the lead terminals 49 (49a, 49b, 49c, 49d) located around the element substrate are formed. And lead terminals 49 '(49a', 49b ', 49c', 49d ') are formed.
- a lead wire 50 connected to the lead terminal 49a and a lead wire 50 'connected to the lead terminal 49a' are formed.
- a polyimide resin is applied on the insulating film 35a, and Then, an insulating film 35b having a lead terminal 49, 49 ', a terminal of the lead wire 50, 50' opposite to the lead terminal 49, 49 ', and an opening exposing the openings 34, 36 is formed.
- spirally patterned coil conductors 37 and 37 ′ formed by forming a copper layer are formed on the insulating film 35 b.
- One terminal of the coil conductor 37 is formed on the lead terminal 49c exposed by opening the insulating film 35b, and the other terminal is formed on a terminal of the lead wire 50 opposite to the lead terminal 49a.
- one terminal of the coil conductor 37 ' is formed on the lead terminal 49c' which is exposed by opening the insulating film 35b, and the other terminal is a terminal on the opposite side of the lead 50a 'from the lead terminal 49a'. Formed on top.
- lead terminal 49a and the lead terminal 49c are electrically connected via the coil conductor 37 and the lead wire 50.
- lead terminal 49a 'and lead terminal 49c' are electrically connected via coil conductor 37 'and lead wire 50'.
- a copper terminal pattern is formed on the remaining lead terminals 49b, 49b ', 49d, and 49d'.
- FIGS. 7 and 8 are cross-sectional views taken along a virtual straight line AA ′ shown in FIG. 6 and orthogonal to the surface of the wafer 47, and show a manufacturing process of the coil conductor 37.
- a first insulating layer 33 and insulating films 35a and 35b are formed on the wafer 47 in this order. As shown in FIG.
- an electrode layer 69 is formed on the insulating film 35b by a sputtering method or an evaporation method.
- An adhesive layer may be formed below the electrode layer 69 with, for example, a Cr (chromium) film, a Ti (titanium) film, or the like for improving the adhesion to the insulating film 35b.
- the electrode layer 69 has no problem as long as it is a conductive material, but it is preferable to use the same material as the metal material to be plated if possible.
- a resist is applied to the entire surface to form a resist layer 71, and a pre-beta treatment of the resist layer 71 is performed as necessary.
- the resist layer 71 is exposed by irradiating exposure light through a mask 73 on which the pattern of the coil conductor 37 is drawn.
- TMAH tetramethylammonium hydride oxide
- the process proceeds from the developing process to the cleaning process.
- the developing solution in the resist layer 71 is washed with a cleaning solution to stop the developing and dissolving reaction of the resist layer 71, and a resist frame 74 patterned into a predetermined shape is formed as shown in FIG. 7C.
- the cleaning liquid for example, pure water is used.
- the washing liquid is shaken off and dried. If necessary, the cleaning liquid may be dried by heating the wafer 47.
- the wafer 47 is immersed in a plating solution in a plating tank, and a plating process is performed using the resist frame 74 as a mold to form a plating film 77 between the resist frames 74 (see FIG. 8A).
- the resist frame 74 is washed and dried if necessary, and then the resist frame 74 is peeled from the insulating film 35b using an organic solvent (see FIG. 8B).
- the electrode layer 69 is removed by dry etching (such as ion milling or reactive ion etching (RIE)) or wet etching using the plating film 77 as a mask.
- dry etching such as ion milling or reactive ion etching (RIE)
- RIE reactive ion etching
- a polyimide resin is applied on the insulating film 35b so as to cover the coil conductors 37 and 37 ′, and patterning is performed.
- An insulating film 35c having openings through which the lead terminals 49, 49 'and the openings 34, 36 are exposed is formed.
- coil conductors 39 and 39 'patterned in a spiral shape are formed on the insulating film 35c by using a frame plating method.
- One terminal of the conductor 39 is formed on the lead terminal 49d which is exposed by opening the insulating film 35c.
- one terminal of the coil conductor 39 ' is formed on the lead terminal 49d' which is exposed by opening the insulating film 35c.
- the coil conductors 39 and 39 ' are formed by the same frame plating method as the method of manufacturing the coil conductors 37 and 37' described with reference to FIGS.
- a polyimide resin is applied on the insulating film 35c so as to cover the coil conductors 39 and 39 ′, and puttering is performed, so that the lead terminals 49 and 49 ′ and the coil conductors 39 and 39 ′ are formed.
- insulating film 35d having another terminal and an opening exposing the openings 34 and 36 is formed.
- a copper layer (not shown) is formed on the insulating film 35d, and a lead wire 51 connecting the lead terminal 49b and the coil conductor 39, and a lead terminal 49b ′ are formed.
- a lead wire 51 'connecting to the coil conductor 39' is formed.
- the coil conductor 39 and the lead wire 51 are electrically connected.
- lead terminal 49b 'and lead terminal 49d' are electrically connected via coil conductor 39 'and lead wire 51'.
- a copper terminal pattern is formed on the remaining lead terminals 49a, 49a, 49c, and 49c '.
- a polyimide resin is applied on the insulating film 35d so as to cover the lead wires 51 and 51 ′, and patterning is performed, so that the lead terminals 49 and 49 ′ and the openings 34 and 36 are formed.
- An insulating film 35e having an exposed opening is formed.
- a silver paste 53 is printed on the lead terminals 49 and 49 ′ as shown in FIG. 10A.
- a magnetic layer 41 of composite ferrite obtained by mixing magnetic powder of ferrite with a polyimide resin is formed on the insulating film 35e. Thereby, the magnetic layer 41 reaches the surface of the first insulating layer 33 by filling the openings 34 and 36.
- an adhesive is applied on the magnetic layer 41 to form an adhesive layer 43.
- a magnetic plate 55 for the upper lid which eventually becomes the second magnetic substrate 45, is fixed to the adhesive layer 43.
- the wafer 47 is cut to form a bar member 57 in which a plurality of common mode choke coil arrays 63 are arranged in a row.
- a mark 59 for identifying the first and second substrates 32 and 45 is printed on the upper surface of each common mode choke coil array 63 of the bar member 57.
- the positions of the lead terminals 49 and 49 ′ arranged on the side surface of the bar member 57 are substantially perpendicular to the substrate surface of the first magnetic substrate 32 and the first magnetic substrate 32.
- a Ni electrode film 61 is formed by a sputtering method across the substrate and the second magnetic substrate 45.
- the bar member 57 is connected to each common mode choke coil array.
- an alloy conductive material of Sn (tin), Ni, and Cu is formed on the surface of the electrode film 61 by barrel plating, and an electrode terminal 65 having a two-layer structure of Ni and the alloy conductive material is formed. Form.
- the manufactured common mode choke coil array 63 is temporarily fixed on the linole 67, and then the rinole 67 and the common mode choke coil array 63 are covered with tape (not shown) to complete the manufacture. finish.
- the common mode choke coil array 63 of the present embodiment is insulated on the first magnetic substrate 32. Since the first insulating layer 33 having a high edge resistance is formed, the insulation resistance on the surface of the first magnetic substrate 32 can be increased. Therefore, when the electrode terminals 65 are formed, the formation of the plating film between the first insulating layer 33 and the magnetic layer 41 can be prevented. Therefore, the insulation resistance between the electrode terminals 65 can be maintained at a guaranteed value of 100 M ⁇ or more, and the reliability of the common mode choke coil array 63 is improved.
- the second magnetic substrate 45 has substantially the same thickness as the first magnetic substrate 32, but the second magnetic substrate 45 has a relatively small thickness. May be. By doing so, the height of the common mode choke coil array 63 can be reduced. If the substrate thickness of the first magnetic substrate 32 is also reduced, the force that can reduce the height of the common mode choke coil array 63 is reduced. The mechanical strength of the wafer 47 is reduced, and the wafer 47 may be broken during manufacturing. Therefore, from the viewpoint of improving the production yield, it is desirable to form the first insulating layer 33 on the first magnetic substrate 32 having a reduced substrate thickness.
- the Al 2 O 3 (first insulating layer 33) formed on the first magnetic substrate 32 by the sputtering method has much higher mechanical strength than the ferrite substrate serving as the first magnetic substrate 32. Since the mechanical strength of the substrate can be increased, the substrate can be prevented from cracking during manufacturing. Therefore, the diameter of the wafer 47 can be increased, and a large number of common mode choke coil arrays 63 having high component strength can be manufactured even if the first magnetic substrate 32 is thin.
- Si ⁇ and A1N have much higher mechanical strength than the first magnetic substrate 32.
- the first insulating layer 33 can be made thin, so that even if the first insulating layer 33 is arranged in the openings 34 and 36, the magnetic layer 41 and the first Since the magnetic coupling with the magnetic substrate 32 is not hindered, even if the first insulating layer 33 is formed on the entire surface of the first magnetic substrate 32, the impedance characteristics do not deteriorate. Therefore, since the first insulating layer 33 can be formed on the entire surface of the first magnetic substrate 32, the step of patterning the first insulating layer 33 can be omitted.
- the first insulating layer 33 is formed so as to close the gap on the surface of the first magnetic substrate 32, and the formed first insulating layer 33 has a very flat surface state. I have. Therefore, sufficient flatness and surface insulation can be obtained without the insulating film 35a formed on the first insulating layer 33. Therefore, the coil conductors 37 and 37 ′ can be finely processed directly on the first insulating layer 33. Accordingly, the distance between the first magnetic substrate 32 and the coil conductors 37 and 37 'can be made shorter than that of the conventional common mode choke coil array, so that the size and height of the common mode choke coil array 63 can be reduced. .
- the first insulating layer 33 has a very flat surface state, the adhesion between the first insulating layer 33 and the magnetic layer 41 made of composite ferrite is improved, and the barrel thickness of the electrode terminals is reduced. In this way, it is possible to prevent the intrusion of the plating liquid and prevent short circuit failure between the electrode terminals.
- lead terminals 49 and 49 ′, lead wires 50 and the like are formed on insulating film 35 a, but lead terminals 49 and the like are formed directly on first insulating layer 33. This makes it possible to manufacture a small, low-profile common mode choke coil array 63 with high reliability without increasing the number of conventional manufacturing steps.
- the first insulating layer 33 is formed only on the first magnetic substrate 32, but the present invention is not limited to this.
- a second magnetic substrate 45 in which a third insulating layer is formed on the surface facing the first magnetic substrate 32 in the same manner as the first magnetic substrate 32 may be used.
- the adhesiveness of the second magnetic substrate 45 is improved, it is possible to directly adhere to the magnetic layer 41 using composite ferrite without using the adhesive layer 43.
- the first insulating layer 33 is formed on the entire surface of the first magnetic substrate 32, but the present invention is not limited to this.
- the first insulating layer 33 may be formed only near the electrode film 61 and the electrode terminal 65, of course. Also in this case, when forming the electrode film 61 and the electrode terminal 65, it is possible to prevent the occurrence of a defect in which the electrode terminals are short-circuited. Therefore, the insulation resistance between the electrode terminals 65 can be maintained at a guaranteed value of 100 ⁇ or more, and the reliability of the common mode choke coil array 63 can be improved.
- the common mode choke coil array 63 has been described as an example, but the present invention is not limited to this.
- the coil component of the third embodiment can be used as a main component such as a transformer.
- FIG. 1 is an exploded perspective view of a first embodiment of the present invention in which a common mode choke coil is configured.
- FIG. 2 is an explanatory view showing a manufacturing process in the case of the embodiment.
- FIG. 3 is an exploded perspective view of a second embodiment of the present invention in which a common mode choke coil array is configured.
- FIG. 4 is a diagram showing a schematic configuration of a cut surface obtained by cutting a common mode choke coil according to a third embodiment of the present invention perpendicularly to a film formation surface of a first magnetic substrate 32.
- FIG. 5 is a view showing a manufacturing process of a common mode choke coil array 63 according to a third embodiment of the present invention.
- FIG. 6 shows one step of a manufacturing process of a common mode choke coil array 63 according to a third embodiment of the present invention, and shows a state where coil conductors 37 and 37 ′ are formed on an insulating film 35b.
- FIG. 6 shows one step of a manufacturing process of a common mode choke coil array 63 according to a third embodiment of the present invention, and shows a state where coil conductors 37 and 37 ′ are formed on an insulating film 35b.
- FIG. 7 shows a manufacturing process of the coil conductor 37 of the common mode choke coil array 63 according to the third embodiment of the present invention, and a virtual straight line AA ′ shown in FIG. It is a figure which shows the cut surface cut by cutting.
- FIG. 8 shows a manufacturing process of the coil conductor 37 of the common mode choke coil array 63 according to the third embodiment of the present invention, and a virtual straight line AA ′ shown in FIG. It is a figure which shows the cut surface cut by cutting.
- FIG. 9 is a view showing a manufacturing process of the common mode choke coil array 63 according to the third embodiment of the present invention.
- FIG. 10 is a view showing a manufacturing process of the common mode choke coil array 63 according to the third embodiment of the present invention.
- FIG. 11 is a view showing a process of manufacturing the common mode choke coil array 63 according to the third embodiment of the present invention.
- FIG. 12 is a diagram showing a conventional common mode choke coil array 91 in which two common mode choke coils are integrated.
- FIG. 12A is a perspective view of the appearance of the common mode choke array 91
- FIG. 12B is a view showing a cut surface of a virtual line AA ′ shown by a broken line in FIG. 12A.
- FIG. 13 is a perspective view of a conventional common mode choke coil array 91 in which a plating film is formed between a magnetic substrate 93 and a magnetic layer 115.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Coils Or Transformers For Communication (AREA)
- Manufacturing Cores, Coils, And Magnets (AREA)
Abstract
Description
Claims
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020067000863A KR101049610B1 (ko) | 2003-07-28 | 2004-07-28 | 코일 부품 및 그 제조방법 |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003-202154 | 2003-07-28 | ||
| JP2003202154A JP3912601B2 (ja) | 2003-07-28 | 2003-07-28 | コモンモードチョークコイル及びその製造方法並びにコモンモードチョークコイルアレイ |
| JP2003307372A JP2005079323A (ja) | 2003-08-29 | 2003-08-29 | コイル部品及びその製造方法 |
| JP2003-307372 | 2003-08-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2005010899A1 true WO2005010899A1 (ja) | 2005-02-03 |
Family
ID=34106843
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2004/010731 Ceased WO2005010899A1 (ja) | 2003-07-28 | 2004-07-28 | コイル部品及びその製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US7145427B2 (ja) |
| KR (1) | KR101049610B1 (ja) |
| CN (1) | CN100592440C (ja) |
| TW (1) | TWI380328B (ja) |
| WO (1) | WO2005010899A1 (ja) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013021279A (ja) * | 2011-07-11 | 2013-01-31 | Inpaq Technology Co Ltd | 多層らせん構造のコモンモードフィルタ及びその製造方法 |
| CN110335739A (zh) * | 2015-03-09 | 2019-10-15 | 三星电机株式会社 | 线圈电子组件和制造该线圈电子组件的方法 |
Families Citing this family (61)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4238097B2 (ja) * | 2003-09-04 | 2009-03-11 | Tdk株式会社 | コイル部品の製造方法 |
| JP3995253B2 (ja) * | 2004-09-28 | 2007-10-24 | Tdk株式会社 | 感光性ポリイミドパターンの形成方法及び該パターンを有する電子素子 |
| JP4317107B2 (ja) * | 2004-09-30 | 2009-08-19 | Tdk株式会社 | 有機材料系絶縁層を有する電子素子及びその製造方法 |
| JP4339777B2 (ja) * | 2004-11-10 | 2009-10-07 | Tdk株式会社 | コモンモードチョークコイル |
| JP4424298B2 (ja) * | 2005-10-26 | 2010-03-03 | Tdk株式会社 | 電子部品 |
| CN101356599A (zh) * | 2006-08-07 | 2009-01-28 | 株式会社村田制作所 | 层叠线圈元件及其制造方法 |
| DE102007019971A1 (de) * | 2007-04-27 | 2008-10-30 | Pablo Dr.-Ing. Pasquale | Mehrfachrohrbearbeitungsspule |
| WO2008152616A1 (en) * | 2007-06-11 | 2008-12-18 | Moog Limited | Low-profile transformer |
| JP4683026B2 (ja) * | 2007-09-07 | 2011-05-11 | Tdk株式会社 | コモンモードチョークコイル及びその製造方法 |
| US8928449B2 (en) * | 2008-05-28 | 2015-01-06 | Flextronics Ap, Llc | AC/DC planar transformer |
| TW201106386A (en) * | 2009-08-03 | 2011-02-16 | Inpaq Technology Co Ltd | Common mode filter and method of manufacturing the same |
| TW201201523A (en) * | 2010-06-28 | 2012-01-01 | Inpaq Technology Co Ltd | Thin type common mode filter and method of manufacturing the same |
| US8505192B2 (en) * | 2010-10-08 | 2013-08-13 | Advance Furnace Systems Corp. | Manufacturing method of common mode filter |
| TWI466146B (zh) | 2010-11-15 | 2014-12-21 | Inpaq Technology Co Ltd | 共模濾波器及其製造方法 |
| US8601673B2 (en) | 2010-11-25 | 2013-12-10 | Cyntec Co., Ltd. | Method of producing an inductor with a high inductance |
| KR101214749B1 (ko) * | 2011-04-25 | 2012-12-21 | 삼성전기주식회사 | 적층형 파워 인덕터 |
| TWI447753B (zh) * | 2011-07-07 | 2014-08-01 | Inpaq Technology Co Ltd | 具異質疊層之共模濾波器及其製造方法 |
| TWI436376B (zh) | 2011-09-23 | 2014-05-01 | Inpaq Technology Co Ltd | 多層螺旋結構之共模濾波器及其製造方法 |
| TWI441205B (zh) | 2011-09-23 | 2014-06-11 | Inpaq Technology Co Ltd | 多層螺旋結構之共模濾波器及其製造方法 |
| KR101541570B1 (ko) | 2011-09-30 | 2015-08-04 | 삼성전기주식회사 | 코일 부품 및 그 제조방법 |
| KR101514491B1 (ko) * | 2011-12-08 | 2015-04-23 | 삼성전기주식회사 | 코일 부품 및 그 제조방법 |
| KR20130101849A (ko) * | 2012-03-06 | 2013-09-16 | 삼성전기주식회사 | 박막형 공통 모드 필터 |
| KR101514499B1 (ko) * | 2012-03-15 | 2015-04-22 | 삼성전기주식회사 | 공통모드필터 제조방법 및 공통모드필터 |
| CN103578687B (zh) * | 2012-08-08 | 2016-03-23 | 佳邦科技股份有限公司 | 薄膜式共模滤波器 |
| US10312007B2 (en) * | 2012-12-11 | 2019-06-04 | Intel Corporation | Inductor formed in substrate |
| KR20140081224A (ko) * | 2012-12-21 | 2014-07-01 | 삼성전기주식회사 | 신호보상 기능을 갖는 공통 모드 필터 |
| JP2015144219A (ja) * | 2014-01-31 | 2015-08-06 | 株式会社村田製作所 | 電子部品及びその製造方法 |
| KR20150114799A (ko) * | 2014-04-02 | 2015-10-13 | 삼성전기주식회사 | 적층 어레이 전자부품 및 그 제조방법 |
| DE102014210013A1 (de) * | 2014-05-26 | 2015-11-26 | Schaeffler Technologies AG & Co. KG | Magnetische Platine und Verfahren zu deren Herstellung |
| KR20160019265A (ko) * | 2014-08-11 | 2016-02-19 | 삼성전기주식회사 | 칩형 코일 부품 및 그 제조방법 |
| KR101630083B1 (ko) * | 2014-12-03 | 2016-06-13 | 삼성전기주식회사 | 코일 부품 |
| DE102015206173A1 (de) * | 2015-04-07 | 2016-10-13 | Würth Elektronik eiSos Gmbh & Co. KG | Elektronisches Bauteil und Verfahren zum Herstellen eines elektronischen Bauteils |
| US11227825B2 (en) * | 2015-12-21 | 2022-01-18 | Intel Corporation | High performance integrated RF passives using dual lithography process |
| JP6547653B2 (ja) * | 2016-02-23 | 2019-07-24 | Tdk株式会社 | コイル部品 |
| JP6690386B2 (ja) * | 2016-04-27 | 2020-04-28 | Tdk株式会社 | コイル部品及び電源回路ユニット |
| US10103703B2 (en) * | 2016-05-20 | 2018-10-16 | Qualcomm Incorporated | Double-sided circuit |
| US20180061569A1 (en) * | 2016-08-26 | 2018-03-01 | Analog Devices Global | Methods of manufacture of an inductive component and an inductive component |
| US11239019B2 (en) | 2017-03-23 | 2022-02-01 | Tdk Corporation | Coil component and method of manufacturing coil component |
| DE102018113765B4 (de) | 2017-06-09 | 2023-11-02 | Analog Devices International Unlimited Company | Transformator mit einer durchkontaktierung für einen magnetkern |
| JP6912976B2 (ja) * | 2017-09-04 | 2021-08-04 | 株式会社村田製作所 | インダクタ部品 |
| JP6686991B2 (ja) * | 2017-09-05 | 2020-04-22 | 株式会社村田製作所 | コイル部品 |
| JP6720945B2 (ja) * | 2017-09-12 | 2020-07-08 | 株式会社村田製作所 | コイル部品 |
| JP6879275B2 (ja) * | 2017-11-29 | 2021-06-02 | 株式会社村田製作所 | 電子部品 |
| CN112334912B (zh) * | 2018-06-20 | 2024-07-19 | 卡诺爱股份有限公司 | 金属卡制造方法 |
| JP7115235B2 (ja) * | 2018-11-08 | 2022-08-09 | 株式会社村田製作所 | 電子部品及び電子部品の製造方法 |
| JP7200957B2 (ja) | 2020-02-04 | 2023-01-10 | 株式会社村田製作所 | コモンモードチョークコイル |
| JP7163935B2 (ja) | 2020-02-04 | 2022-11-01 | 株式会社村田製作所 | コモンモードチョークコイル |
| JP7264078B2 (ja) | 2020-02-04 | 2023-04-25 | 株式会社村田製作所 | コモンモードチョークコイル |
| JP7200958B2 (ja) | 2020-02-04 | 2023-01-10 | 株式会社村田製作所 | コモンモードチョークコイル |
| JP7200959B2 (ja) | 2020-02-04 | 2023-01-10 | 株式会社村田製作所 | コモンモードチョークコイル |
| KR102167361B1 (ko) * | 2020-02-17 | 2020-10-20 | 한국과학기술원 | 투명 미세 전극 및 이의 제조 방법 |
| CN111246659B (zh) * | 2020-02-24 | 2021-08-17 | 西安易朴通讯技术有限公司 | Pcb及电子设备 |
| JP7230850B2 (ja) * | 2020-02-26 | 2023-03-01 | 株式会社村田製作所 | インダクタ部品 |
| JP7322833B2 (ja) * | 2020-08-05 | 2023-08-08 | 株式会社村田製作所 | コモンモードチョークコイル |
| JP7435351B2 (ja) | 2020-08-05 | 2024-02-21 | 株式会社村田製作所 | コモンモードチョークコイル |
| JP7264127B2 (ja) | 2020-08-05 | 2023-04-25 | 株式会社村田製作所 | コモンモードチョークコイル |
| CN114141499B (zh) * | 2020-08-17 | 2025-05-16 | Tdk株式会社 | 线圈装置 |
| US12183497B2 (en) | 2020-12-23 | 2024-12-31 | P-Duke Technology Co., Ltd. | High-insulation multilayer planar transformer and circuit board integration thereof |
| DE102020134823B4 (de) | 2020-12-23 | 2025-02-06 | P-Duke Technology Co., Ltd. | Hochisolierter mehrschichtiger Planartransformator und Leiterplattenintegration davon |
| US20230116340A1 (en) * | 2021-10-08 | 2023-04-13 | Wits Co., Ltd. | Method of manufacturing wireless charging coil module coated with magnetic material on surface of coil |
| US20250070609A1 (en) * | 2022-01-13 | 2025-02-27 | H3X Technologies Inc. | Electrical winding |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0722241A (ja) * | 1993-07-05 | 1995-01-24 | Matsushita Electric Ind Co Ltd | 平面インダクターとその製造方法 |
| JPH10135040A (ja) * | 1996-10-29 | 1998-05-22 | Fuji Electric Co Ltd | 薄膜磁気素子およびその製造方法 |
| JPH11284471A (ja) * | 1998-03-31 | 1999-10-15 | Tdk Corp | 回路部品とその製造方法 |
| JP2000322709A (ja) * | 1999-05-13 | 2000-11-24 | Alps Electric Co Ltd | 薄膜素子およびその製造方法 |
| JP2001217126A (ja) * | 1999-11-22 | 2001-08-10 | Fdk Corp | 積層インダクタ |
| JP2003133135A (ja) * | 2001-10-23 | 2003-05-09 | Murata Mfg Co Ltd | コイル部品 |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4781306A (en) * | 1981-02-19 | 1988-11-01 | Minnesota Mining And Manufacturing Company | Stack of sheet material |
| JPS63173213A (ja) * | 1987-01-13 | 1988-07-16 | Hitachi Ltd | 薄膜磁気ヘツドの製造方法 |
| US4907825A (en) * | 1987-06-03 | 1990-03-13 | Minnesota Mining And Manufacturing Company | Sheet and dispenser package therefor |
| US4770320A (en) * | 1987-06-03 | 1988-09-13 | Minnesota Mining And Manufacturing Company | Sheet and dispenser package therefor |
| US5856898A (en) * | 1988-02-29 | 1999-01-05 | Nec Corporation | Spiral coil pattern including same layer spiral patterns suitable for use in a thin film head |
| JPH0346107A (ja) * | 1989-07-13 | 1991-02-27 | Fuji Photo Film Co Ltd | 薄膜磁気ヘッド |
| DE4117878C2 (de) * | 1990-05-31 | 1996-09-26 | Toshiba Kawasaki Kk | Planares magnetisches Element |
| US6090461A (en) * | 1992-09-11 | 2000-07-18 | 3M Innovative Properties Company | Temporary display device |
| JPH0722242A (ja) | 1993-07-06 | 1995-01-24 | Matsushita Electric Ind Co Ltd | 平面インダクターおよびその製造方法 |
| US5872693A (en) * | 1993-08-10 | 1999-02-16 | Kabushiki Kaisha Toshiba | Thin-film magnetic head having a portion of the upper magnetic core coplanar with a portion of the lower magnetic core |
| US5769270A (en) * | 1993-11-25 | 1998-06-23 | Minnesota Mining And Manufacturing Company | Tape or sheet dispenser |
| JP3601619B2 (ja) | 1995-01-23 | 2004-12-15 | 株式会社村田製作所 | コモンモードチョークコイル |
| US5683194A (en) * | 1995-06-22 | 1997-11-04 | Minnesota Mining And Manufacturing Company | Attaching strips for documents |
| US5876817A (en) * | 1996-10-31 | 1999-03-02 | Minnesota Mining And Manufacturing Company | Adhesive clip |
| US6038110A (en) * | 1996-12-06 | 2000-03-14 | International Business Machines Corporation | Dual header tape head design |
| JP3615024B2 (ja) | 1997-08-04 | 2005-01-26 | 株式会社村田製作所 | コイル部品 |
| US5875080A (en) * | 1997-09-05 | 1999-02-23 | International Business Machines Corporation | Write head with second coil above pole having coil density less electrically connected first coil below the pole |
| US5870802A (en) * | 1997-09-09 | 1999-02-16 | Goldman; William A. | Banded paper clip |
| JP2000182834A (ja) | 1998-12-10 | 2000-06-30 | Tokin Corp | 積層型インダクタンス素子及びその製造方法 |
| JP4702581B2 (ja) | 2001-01-09 | 2011-06-15 | 日立金属株式会社 | 積層型多連トランスおよびこれを用いた差動伝送ケーブル |
| JP3284130B1 (ja) * | 2001-04-25 | 2002-05-20 | ティーディーケイ株式会社 | 磁気抵抗効果装置およびその製造方法、薄膜磁気ヘッドおよびその製造方法、ヘッドジンバルアセンブリならびにハードディスク装置 |
-
2004
- 2004-07-20 US US10/894,045 patent/US7145427B2/en not_active Expired - Lifetime
- 2004-07-28 CN CN200410058746A patent/CN100592440C/zh not_active Expired - Lifetime
- 2004-07-28 TW TW093122651A patent/TWI380328B/zh not_active IP Right Cessation
- 2004-07-28 WO PCT/JP2004/010731 patent/WO2005010899A1/ja not_active Ceased
- 2004-07-28 KR KR1020067000863A patent/KR101049610B1/ko not_active Expired - Fee Related
-
2006
- 2006-10-24 US US11/585,098 patent/US7905008B2/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0722241A (ja) * | 1993-07-05 | 1995-01-24 | Matsushita Electric Ind Co Ltd | 平面インダクターとその製造方法 |
| JPH10135040A (ja) * | 1996-10-29 | 1998-05-22 | Fuji Electric Co Ltd | 薄膜磁気素子およびその製造方法 |
| JPH11284471A (ja) * | 1998-03-31 | 1999-10-15 | Tdk Corp | 回路部品とその製造方法 |
| JP2000322709A (ja) * | 1999-05-13 | 2000-11-24 | Alps Electric Co Ltd | 薄膜素子およびその製造方法 |
| JP2001217126A (ja) * | 1999-11-22 | 2001-08-10 | Fdk Corp | 積層インダクタ |
| JP2003133135A (ja) * | 2001-10-23 | 2003-05-09 | Murata Mfg Co Ltd | コイル部品 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013021279A (ja) * | 2011-07-11 | 2013-01-31 | Inpaq Technology Co Ltd | 多層らせん構造のコモンモードフィルタ及びその製造方法 |
| CN110335739A (zh) * | 2015-03-09 | 2019-10-15 | 三星电机株式会社 | 线圈电子组件和制造该线圈电子组件的方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1577648A (zh) | 2005-02-09 |
| US20050068148A1 (en) | 2005-03-31 |
| TW200515432A (en) | 2005-05-01 |
| US20070033798A1 (en) | 2007-02-15 |
| TWI380328B (en) | 2012-12-21 |
| CN100592440C (zh) | 2010-02-24 |
| US7905008B2 (en) | 2011-03-15 |
| KR101049610B1 (ko) | 2011-07-14 |
| KR20060052814A (ko) | 2006-05-19 |
| US7145427B2 (en) | 2006-12-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2005010899A1 (ja) | コイル部品及びその製造方法 | |
| CN1661738B (zh) | 共态扼流线圈及其制造方法 | |
| CN1661737B (zh) | 线圈部件及其制造方法 | |
| US7453343B2 (en) | Thin-film type common-mode choke coil | |
| JP4404088B2 (ja) | コイル部品 | |
| JP4028884B1 (ja) | コイル部品 | |
| KR101762039B1 (ko) | 코일 부품 | |
| KR101832608B1 (ko) | 코일 전자 부품 및 그 제조방법 | |
| JP4807270B2 (ja) | コイル部品 | |
| KR19990066108A (ko) | 박막 인덕터 및 그 제조방법 | |
| US7318269B2 (en) | Method of manufacturing coil component | |
| US20170133145A1 (en) | Coil component and method of manufacturing the same | |
| KR20180001021A (ko) | 박막 인덕터 및 그 제조방법 | |
| CN115036110B (zh) | 电感部件 | |
| CN119049845A (zh) | 电感部件 | |
| JP3000579B2 (ja) | チップコイルの製造方法 | |
| JP3827311B2 (ja) | コモンモードチョークコイルの製造方法 | |
| US12073982B2 (en) | Inductor component | |
| KR100766213B1 (ko) | 전자 부품 | |
| JP3912601B2 (ja) | コモンモードチョークコイル及びその製造方法並びにコモンモードチョークコイルアレイ | |
| KR20170073554A (ko) | 코일 부품 | |
| JP2005079323A (ja) | コイル部品及びその製造方法 | |
| KR102102710B1 (ko) | 코일 부품 및 그 제조방법 | |
| JP2002110423A (ja) | コモンモードチョークコイル | |
| KR102306712B1 (ko) | 코일 부품 및 그 제조방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 1020067000863 Country of ref document: KR |
|
| WWP | Wipo information: published in national office |
Ref document number: 1020067000863 Country of ref document: KR |
|
| 122 | Ep: pct application non-entry in european phase |