WO2004068588A1 - 半導体装置及びその製造方法 - Google Patents
半導体装置及びその製造方法 Download PDFInfo
- Publication number
- WO2004068588A1 WO2004068588A1 PCT/JP2003/000959 JP0300959W WO2004068588A1 WO 2004068588 A1 WO2004068588 A1 WO 2004068588A1 JP 0300959 W JP0300959 W JP 0300959W WO 2004068588 A1 WO2004068588 A1 WO 2004068588A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- gate electrode
- semiconductor substrate
- mask
- surface layer
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 89
- 238000000034 method Methods 0.000 title claims description 50
- 239000012535 impurity Substances 0.000 claims abstract description 65
- 238000009792 diffusion process Methods 0.000 claims abstract description 57
- 229910052698 phosphorus Inorganic materials 0.000 claims abstract description 30
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims abstract description 27
- 239000011574 phosphorus Substances 0.000 claims abstract description 27
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims abstract description 22
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 22
- 229910052738 indium Inorganic materials 0.000 claims abstract description 20
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims abstract description 17
- 239000000758 substrate Substances 0.000 claims description 62
- 239000002344 surface layer Substances 0.000 claims description 41
- 230000001133 acceleration Effects 0.000 claims description 25
- 238000004519 manufacturing process Methods 0.000 claims description 23
- 239000010410 layer Substances 0.000 claims description 18
- 229910052796 boron Inorganic materials 0.000 claims description 16
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 14
- 229910052785 arsenic Inorganic materials 0.000 claims description 13
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 10
- 239000000126 substance Substances 0.000 abstract description 11
- 230000010354 integration Effects 0.000 abstract description 7
- 238000005468 ion implantation Methods 0.000 description 36
- 238000000137 annealing Methods 0.000 description 19
- 230000008569 process Effects 0.000 description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 13
- 229910052814 silicon oxide Inorganic materials 0.000 description 13
- 238000000206 photolithography Methods 0.000 description 12
- 230000000694 effects Effects 0.000 description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- 150000002500 ions Chemical class 0.000 description 9
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 8
- 230000004913 activation Effects 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 8
- 238000002513 implantation Methods 0.000 description 8
- 238000004380 ashing Methods 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000002347 injection Methods 0.000 description 7
- 239000007924 injection Substances 0.000 description 7
- 238000002955 isolation Methods 0.000 description 6
- 239000003112 inhibitor Substances 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 229910052757 nitrogen Inorganic materials 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 238000005280 amorphization Methods 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 2
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 230000002250 progressing effect Effects 0.000 description 2
- 238000004904 shortening Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 241000894007 species Species 0.000 description 2
- 235000005078 Chaenomeles speciosa Nutrition 0.000 description 1
- 240000000425 Chaenomeles speciosa Species 0.000 description 1
- 101100234002 Drosophila melanogaster Shal gene Proteins 0.000 description 1
- 235000015076 Shorea robusta Nutrition 0.000 description 1
- 244000166071 Shorea robusta Species 0.000 description 1
- CZMRCDWAGMRECN-UGDNZRGBSA-N Sucrose Chemical compound O[C@H]1[C@H](O)[C@@H](CO)O[C@@]1(CO)O[C@@H]1[C@H](O)[C@@H](O)[C@H](O)[C@@H](CO)O1 CZMRCDWAGMRECN-UGDNZRGBSA-N 0.000 description 1
- 229930006000 Sucrose Natural products 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 125000004432 carbon atom Chemical group C* 0.000 description 1
- 238000004587 chromatography analysis Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- -1 here Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000002779 inactivation Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000005720 sucrose Substances 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
Definitions
- the present invention relates to a semiconductor device having a source / drain extension structure and a manufacturing method thereof, and is particularly suitable for application to a semiconductor device having a CMOS structure.
- an LDD structure has been adopted in order to suppress short channel effects and improve hot carrier resistance.
- extension MOS transistor In this MOS transistor, after forming a shallow extension region, a sidewall or the like is formed on the gate electrode, and a deep source / drain region is formed so as to partially overlap the extension region. —A pair of impurity diffusion layers are formed.
- the concentration profile of the extension region is important for further miniaturization of MOS transistors.
- the lateral density profile in the extension area is a key issue in improving current drive capability.
- the roll-off characteristic of the threshold voltage and the current driving capability, that is, the electric resistance in the extension region. Adjustment is necessary.
- the extension region must be sufficiently overlapped with the gate electrode. Since the intensity Kiyaria density in the inversion layer of the inverted state reaches the order of 1 0 1 9 / cm 3, Etasuten sucrose emission region immediately below Ejji the gate one gate electrode, i.e., the tip portion of Ekusutensho emission regions drive current serves as an electrical resistance There is a risk that the dynamic performance will be degraded. To suppress this, the impurity carrier concentration at the tip must be at least 5 ⁇ 10 19 / cm 3 or more.
- arsenic (A s) is used as an impurity when forming the extension region.
- Arsenic (A s) has a steeper concentration gradient than phosphorus (P), and is superior in terms of roll-off characteristics and current drive capability.
- P phosphorus
- the defects created during the ion implantation do not completely disappear even after the activation annealing process, and the source / drain junction leak, especially There is a problem that components around the good electrode are increased.
- it is effective to add annealing to eliminate defects, but at the same time, impurities diffuse due to annealing, which goes against miniaturization, so a different method is required.
- a s arsenic
- B boron
- P phosphorus
- the present invention has been made in view of the above problems, and in a semiconductor device having an nMOS structure, while improving a roll-off characteristic of a threshold voltage and a current driving capability, while reducing a drain leak current,
- a semiconductor device and a method for manufacturing the same which realizes miniaturization and high integration of an element easily and reliably, and in particular, enables an optimal design of a semiconductor device having a CMOS structure to improve device performance and reduce power consumption.
- a semiconductor device includes: a semiconductor substrate; a gate electrode formed on the semiconductor substrate via a gate insulating film; and a pair of impurity diffusion layers formed on a surface of the semiconductor substrate on both sides of the gate electrode.
- the impurity diffusion layer contains at least phosphorus (P), a shallow first region partially overlapping with a lower region of the gate electrode, and an n-type impurity, A second region partially overlapping with the first region and deeper than the first region; a third region containing at least indium (In); and carbon (C). And a fourth region.
- the method for manufacturing a semiconductor device includes a first step of forming a gate electrode on a semiconductor substrate via a gate insulating film; and a step of forming the gate electrode as a mask and forming a surface layer of the semiconductor substrate on both sides thereof.
- a second step of introducing at least indium (In) a third step of introducing carbon (C) into the surface layer of the semiconductor substrate on the other side using the gate electrode as a mask, and
- Another aspect of the method for manufacturing a semiconductor device of the present invention includes a step of forming a gate electrode on a semiconductor substrate via a gut insulating film, and using at least the gate electrode as a mask, at least on a surface layer of the semiconductor substrate on both sides thereof.
- a gate electrode when a gate electrode is formed on a semiconductor substrate via a gate insulating film, the step of forming a dummy sidewall film only on both side surfaces of the gate 1; Using the dummy sidewall film as a mask, and introducing phosphorus (P) into the surface layer of the semiconductor substrate on both sides thereof; and using the dummy sidewall film as a mask, carbon atoms on the surface layer of the semiconductor substrate on both sides.
- P phosphorus
- FIGS. 1A to 1C are schematic cross-sectional views sequentially showing a method of manufacturing a CMOS transistor according to the first embodiment.
- 2A and 2B are schematic cross-sectional views showing a method of manufacturing the CMOS transistor according to the first embodiment in the order of steps, following FIGS. 1A to 1C.
- FIG. 3A and FIG. 3B are characteristic diagrams showing the results of examining the open-off characteristics and the current drive capability of the nMOS transistor according to the present embodiment.
- FIG. 4A and FIG. 4B are characteristic diagrams showing the results of examining the shut-off characteristics and the current driving capability of the nMOS transistor according to the present embodiment.
- 5A to 5C are schematic cross-sectional views illustrating a method of manufacturing the CMOS transistor according to the second embodiment in the order of steps. 6A to 6C show the CMO according to the second embodiment, following FIGS. 5A to 5C.
- FIG. 4 is a schematic cross-sectional view showing a method for manufacturing an S transistor in the order of steps.
- the present inventors have found that, when forming an impurity diffusion layer in a semiconductor device having an nMOS structure, an optimal region used for forming an extension region and a pocket region, and for suppressing impurity diffusion in the extension region.
- impurities use at least phosphorus (P) for impurities in the extension region and at least indium (In) for impurities in the pocket region, and use carbon (C) as a diffusion-suppressing substance.
- P phosphorus
- In indium
- C carbon
- CMOS transistor will be exemplified as a semiconductor device, and the configuration thereof will be described together with a manufacturing method for convenience.
- the present invention is not limited to a CMOS transistor, and can be applied to a semiconductor device having a transistor structure having a gate and a source Z drain.
- FIGS. 2A and 2B are schematic cross-sectional views showing a method of manufacturing a CMOS transistor according to the first embodiment in the order of steps.
- an element active region and a gate electrode are formed by a normal CMOS process.
- a groove is formed by photolithography and dry etching in a portion to be an element isolation region of the silicon semiconductor substrate 1 by an STI (Shallow Trench Isolation) method, and the groove is buried by a CVD method or the like. Then, the silicon oxide film is polished and removed by a CMP (Chemical Mechanical Polishing) method so as to fill only the groove, and an STI element isolation structure 2 is formed to form an n-type element. An active region 3 and a p-type device active region 4 are defined.
- a p-type impurity is ion-implanted into the n-type element active region 3 and a p-type impurity is ion-implanted into the p-type element active region 4, thereby forming a p-well 3a and an n-well 4a.
- the n-type element active region 3 is a part for forming an n Ivl OS transistor
- the p-type element active region 4 is a part for forming a pMOS transistor.
- a gate insulating film 5 is formed on the device active regions 3 and 4 by thermal oxidation or the like, and then a polycrystalline silicon film is deposited by a CVD method or the like, and then the polycrystalline silicon film and the gate insulating film are formed.
- 5 is patterned into an electrode shape by photolithography and dry etching, and a good electrode 6 is formed on the element active regions 3 and 4 with a gate insulating film 5 interposed therebetween.
- a photo resist is applied to the entire surface and processed by photolithography to form a resist mask 7 having an opening only in the n-type element active region 3. Then, only in the n-type element active region 3, first, ion implantation is performed to form a pocket region.
- the gate electrode 6 is used as a mask, and on both sides of the gate electrode 6.P-type impurities on the surface layer of the semiconductor substrate 1, here Indium (In) is ion-implanted to form a pocket region 11.
- the conditions for ion implantation of In are as follows: acceleration energy is 20 keV to 100 keV, dose is 1 X 10 12 / cm 2 to 2 X 10 13 Z cm 2 , and the semiconductor substrate is 1. Ion implantation is performed by tilting the surface perpendicular to the surface. This tilt angle (tilt angle) is 0 ° to 45 °, with 0 ° being the direction perpendicular to the substrate surface. In this case, ions are implanted from the four directions symmetric with respect to the substrate surface at the acceleration energy and the dose described above. In the following description, when a tilt angle is given, the description is omitted assuming that the injection is performed in four directions in the same manner. Although boron (B) may be used as an impurity in addition to In, B alone is not used. Subsequently, carbon (C) is injected as a diffusion suppressing substance.
- C carbon
- the acceleration energy is 2 keV to 10 keV (the main condition almost overlapping with the boket region 11)
- the dose is 1 ⁇ 10 14 / cm 2 to 2 ⁇ 10 1 5 Z cm 2 and tilt angle
- the n-type element active region 3 exposed from the resist mask 7 is provided with the gate electrode 6 as a mask, and the n-type impurity phosphorus (P) is formed on the surface layer of the semiconductor substrate 1 on both sides of the gate electrode 6. Is implanted to form an extension region 13. Since P has a higher solid solubility limit than arsenic (A s), it has the advantage that a diffusion layer with lower resistance can be formed at the same junction depth.
- As can be used as an impurity in the extension region. Although it is possible in principle to form an extension region using only As, it is not preferable from the viewpoint of leakage current. Originally, As does not cause the accelerated diffusion phenomenon by TED (Transient Enhanced Diffusion), so the effect of introducing C is small. However, C may be used to suppress the lateral diffusion of P, which is generally used for deep S / D.
- the above-mentioned optimum conditions vary depending on the presence or absence of a spacer (mask) and the thickness. If there is a spacer, the acceleration energy is set higher in the formation of the pocket region and is increased in the formation of the extension region. It is necessary to induce a large dose.
- C is implanted after the formation of the resist mask 7, but it is also possible to implant C over the entire surface including the p-type element active region 4 before the formation of the resist mask 7.
- the method described in the present embodiment is more advantageous because the conditions for C implantation can be optimized independently in the n-type and p-type element active regions 3 and 4.
- the resist mask 7 is removed by an ashing process or the like, and then an annealing process (rapid annealing: RTA) is performed.
- the annealing condition is set to 900 ° C. to 125 ° C.
- the annealing is performed in an inert atmosphere such as nitrogen or a trace oxygen atmosphere.
- an inert atmosphere such as nitrogen or a trace oxygen atmosphere.
- consideration is given to improving the electrical activity of the ion-implanted In particularly for forming the pocket region 11. It can be omitted by the subsequent heat treatment and adjustment of the heat process.
- the case where no sidewall is formed on the side wall of the gate electrode 6 in each of the above-described implantation steps has been described as an example, but in order to obtain an optimal overlap between the extension region and the gate electrode 6, Film thickness 5 ⁇ ⁇ ! A thin side wall (not shown) of about 20 nm may be formed, and each of the above implantations may be performed in this state.
- a side wall on one of the gate electrodes 6 of the element active regions 3 and 4.
- the film configuration and shape of the side wall are not particularly constrained, and any material having a function as a spacer (mask) may be used.
- a photo resist is applied to the entire surface and processed by photolithography to form a resist mask 8 which opens only the p-type element active region 4 this time. I do.
- ion implantation for forming a pocket region is performed.
- the p-type element active region 4 exposed from the resist mask 8 is used, and the gate electrode 6 is used as a mask, and the n-type impurity, here antimony (S b) is ion-implanted to form a pocket region 14.
- S b antimony
- ions may be implanted using another n-type impurity, for example, As or P, instead of Sb.
- carbon (C) which is a diffusion inhibitor, is injected.
- C which is a control substance, is implanted to form a C diffusion region 15 to a degree slightly deeper than the pocket region 14 (including the pocket region 14).
- the conditions for this injection (substantially overlap the main conditions Boke' preparative region 1 4) an acceleration energy 2 ke V to 1 0 ke V, a quantity de chromatography's 1 1 0 1 4. ⁇ 1 2 to 2 1 0 1 5 Roh. 01 2 and the tilt angle is 0 ° to 10 °.
- the p-type element active region 4 exposed from the resist mask 8 is used as a mask with the gate electrode 6 as a mask, and p-type impurities, here boron, are formed on the surface layer of the semiconductor substrate 1 on both sides of the gate electrode 6.
- (B) is ion-implanted to form an extension region 16.
- a silicon oxide film is deposited on the entire surface by a CVD method or the like, and the entire surface of the silicon oxide film is changed.
- the silicon oxide film is removed by anisotropic etching (etch back).
- the side wall 9 is formed only on the side surface of the gate electrode 6.
- a photoresist is applied to the entire surface and processed by photolithography to form a resist mask (not shown) that opens only the n-type element active region 3.
- P is ion-implanted to form a deep S / D region 17.
- the conditions for P ion implantation are as follows: acceleration energy is 4 keV to 20 keV, dose is 2 X 10 15 / cm 2 to 2 X 10 6 cm 2, and tilt angle is 0 ° to It shall be 10 °.
- arsenic (A s) may be ion-implanted instead of P.
- a photo resist is applied to the entire surface and processed by photolithography, and this time, only the p-type cordless active region 4 is formed.
- a resist mask (not shown) that opens is formed.
- the p-type impurity, here B is added to the surface layer of the semiconductor substrate 1 on both sides of the gate electrode 6 by using the respective good electrodes 6 and the side walls 9 as masks.
- a deep S / D region 18 is formed.
- the conditions for ion implantation of B are as follows: the acceleration energy is 2 keV to 5 keV, the dose is 2 ⁇ 10 15 / cm 2 to 2 ⁇ 10 16 cm 2 , and the tilt angle is 0. ° to 10 °.
- the ion implantation of B may be any ion containing B, such as BF 2.
- annealing (RTA) treatment is performed at 100 ° C. to 100 ° C. for approximately 0 seconds to activate each impurity.
- the pocket region is
- the n-type impurity diffusion layer 21 composed of 7 has a pocket region 1 in the p-type element active region 4.
- a p-type impurity diffusion layer 22 including an N diffusion region 15, an extension region 16, and a deep SZD region 18 is formed. Thereafter, through the process of forming an interlayer insulating film, contact holes, various wiring layers, etc., an nMOS transistor is completed in the n-type active region 3 and a pMOS transistor is completed in the p-type active region 4. .
- the case where a pair of impurity diffusion layers serving as the source Z drain are formed after the gate electrode is formed is exemplified.
- the present invention is not limited to this. It is also conceivable to make appropriate changes.
- ion implantation of In for forming a pocket region when forming the impurity diffusion layers 21 and 22, ion implantation of In for forming a pocket region, implantation of C for suppressing diffusion, and a P region for forming an extension region are performed.
- the order is arbitrary and it is not particularly casual.
- the concentration profile of the pocket region or the extension region immediately after ion implantation is affected by the effect of amorphization, so that an optimum design for each is necessary.
- it is effective to introduce C during the ion implantation to suppress the diffusion of the deep SZD region.
- the threshold voltage roll-off characteristics and the current driving capability of the nMOS transistor are improved, and the drain leakage current is reduced.
- the integration can be realized easily and reliably, and the optimum design of the CMOS transistor can be realized, thereby improving the device performance and reducing the power consumption.
- 3A, 3B, 4A, and 4B show the results of examining the gate-off characteristics and the current driving capability of the nMOS transistor according to the present embodiment.
- FIGS. 3A and 3B show ( Figure 4 A) ⁇ Pi roll-off characteristic (L) (Fig. 4 B).
- I is reduced.
- n also deteriorates rapidly.
- C is introduced as shown in FIGS. 4A and 4B, I is obtained.
- the roll-off characteristics are improved while maintaining n .
- CMOS transistor is formed by a so-called disposal process for the purpose of reducing the amount of heat when forming an extension region.
- a deep S / D region is formed first using a dummy side wall after the gate electrode is formed. Thereafter, the dummy sidewall is removed, the extension is injected, and annealing is performed at a relatively low temperature in order to minimize the diffusion of the extension.
- the challenge of this process is how to implant phosphorus (P) (in the case of nMOS transistors) or boron (B) (in the case of pMOS transistors), which are the impurities that are implanted during the formation of the deep S / D region, in the channel direction.
- FIGS. 5A to 5C and FIGS. 6A to 6C are schematic cross-sectional views illustrating a method of manufacturing a CMOS transistor according to the second embodiment in the order of steps.
- a device active region and a gate electrode are formed by a normal CMOS process.
- a groove is formed by photolithography and dry etching in a portion to be an element isolation region of the silicon semiconductor substrate 1 by a STI (Shal low Trench Isolation) method, and the groove is formed by a CVD method or the like.
- a silicon oxide film is deposited so as to be buried, and the silicon oxide film is polished and removed by a CMP (Chemical Mechanical Polishing) method so as to fill only the groove, thereby forming an STI element isolation structure 2 and ⁇
- a p-type active region 3 and a p-type active region 4 are defined.
- a ⁇ -type impurity is ion-implanted into the ⁇ -type element active region 3 and a ⁇ -type impurity is ion-implanted into the ⁇ -type element active region 4 to form ⁇ ⁇ ⁇ 3 a and ⁇ ⁇ ⁇ 4 a.
- the n-type element active region 3 is a part for forming an nMOS transistor
- the p-type element active region 4 is a part for forming a pMOS transistor.
- a gate insulating film 5 which is a silicon oxide film is formed on the device active regions 3 and 4 by thermal oxidation or the like, and then a polycrystalline silicon film is deposited by a CVD method or the like.
- the capacitor film and the gut insulating film 5 are patterned into an electrode shape by photolithography and dry etching to form gate electrodes 6 on the element active regions 3 and 4 with the gate insulating film 5 interposed therebetween.
- a silicon oxynitride film may be formed as the gate insulating film 5.
- deep source Z drain regions deep SZD regions are formed in the element active regions 3 and 4, respectively.
- a silicon oxide film is deposited on the entire surface by a CVD method or the like, and the silicon oxide film is anisotropically etched (etched back) on the entire surface of the silicon oxide film.
- the film is left only on the side surface of each gate electrode 6 to form a dummy sidewall 31.
- a photo resist is applied to the entire surface and processed by photolithography to form a resist mask 32 that opens only the n-type element active region 3.
- the n-type element active region 3 exposed from the resist mask 32 is used as a mask with each gate electrode 6 and a side wall 31 as masks on both sides of the gate electrode 6.
- An n-type impurity, here, phosphorus (P) is ion-implanted into the surface layer of the conductive substrate 1 to form a deep SZD region 17.
- the conditions for ion implantation of P are as follows: acceleration energy is 4 keV to 20 keV, dose is 2 ⁇ 10 15 cm 2 to 2 ⁇ 10 16 cm 2, and tilt angle is 0 ° to 1 0 °.
- carbon (C) a diffusion inhibitor
- C which is a diffusion suppressing substance
- C is injected into the surface layer of the semiconductor substrate 1 using the side wall 31 as a mask in the n-type element active region 3 exposed from the resist mask 31 to form a deep SZD region.
- the C diffusion region 33 is formed to be slightly shallower than 17.
- an acceleration energy of 2 ke V ⁇ 1 0 ke V, a dose is set to 1 X 1 0 1 4 Z cm 2 ⁇ 2 X l 0 1 5 cm 2, the tilt angle of 0 ° ⁇ 1 0 °.
- a photo resist is applied to the entire surface, and is processed by photolithography.
- a resist mask 34 that opens only the pattern element active region 4 is formed.
- a p-type impurity, here B is ion-implanted into the surface layer of the semiconductor substrate 1 on both sides of the gate electrode 6 by using the side wall 32 as a mask in the p-type element active region 4 exposed from the resist mask 34. Form a deep S ZD region 18.
- the conditions for ion implantation of B are as follows: the acceleration energy is 2 keV to 5 keV, the dose is 2 ⁇ 10 15 / cm 2 to 2 ⁇ 10 16 c ni 2 , and the tilt angle is 0 °. To 10 °.
- the ion containing B such as BF 2 may be used for ion implantation of B.
- carbon (C) a diffusion inhibitor
- C which is a diffusion suppressing substance
- C is injected into the surface layer of the semiconductor substrate 1 using the side wall 32 as a mask in the p-type element active region 4 exposed from the resist mask 34, and the deep SZD region 1
- the C diffusion region 35 is formed to be slightly shallower than 8.
- the conditions for this implantation are as follows: the acceleration energy is 2 keV to 10 keV, and the dose is
- the C diffusion regions 33 and 35 may be formed before the formation of the side wall 32.
- an annealing process rapid annealing: RTA
- RTA rapid annealing
- ion implantation for forming a pocket region is first performed only in the n-type element active region 3.
- a photoresist is applied to the entire surface, and the photoresist is processed by photolithography to form an n-type element active region 3.
- a resist mask 36 having an opening only is formed.
- a p-type impurity here indium (I n)
- I n indium
- acceleration energy is 20 ke V to 100 ke
- the dose is set to 1 ⁇ 10 12 / cm 2 to 2 ⁇ 10 13 / cm 2, and ions are implanted while being inclined from a direction perpendicular to the surface of the semiconductor substrate 1.
- This tilt angle (tilt angle) is 0 ° to 45 °, with the direction perpendicular to the substrate surface being 0 °.
- ions are implanted from the four directions symmetric with respect to the substrate surface at the acceleration energy and dose described above.
- boron (B) may be used as an impurity in addition to In, B alone is not used. Subsequently, ion implantation for forming an extension region is performed.
- the n-type element active region 3 exposed from the resist mask 36 is provided with the gate electrode 6 as a mask, and the surface layer of the semiconductor substrate 1 on both sides of the gate electrode 6 is filled with phosphorus (P) as an n-type impurity.
- P phosphorus
- P ion implantation conditions are as follows: acceleration energy is 0.2 keV to 2 keV, dose is 1 X 10 14 / cm 2 to 2 X 10 15 / cm 2, and tilt angle is 0. ° to 10 °. Subsequently, as shown in FIG.
- a photoresist is applied to the entire surface, and the photoresist is processed by photolithography.
- a resist mask 37 that opens only the element active region 4 is formed. Then, first, ion implantation for forming a pocket region is performed.
- the p-type element active region 4 exposed from the resist mask 37 is used as a mask with the gate electrode 6 as a mask, and the surface layer of the semiconductor substrate 1 on both sides of the gate electrode 6 is n-type impurity, here antimony (S b) is ion-implanted to form a pocket region 14.
- S b antimony
- the angle should be between 0 ° and 45 °.
- ion implantation may be performed using another n-type impurity, for example, As or P instead of Sb. Subsequently, ion implantation for forming an extension region is performed.
- the p-type element active region 4 exposed from the resist mask 37 is provided with a gate electrode 6 as a mask, and a p-type impurity, here boron (B), is applied to the surface layer of the semiconductor substrate 1 on both sides of the gate electrode 6. Ion implantation to form extension area 16 To achieve.
- a p-type impurity here boron (B)
- the acceleration energy is I keV to 2.5 keV and the dose is about twice.
- the optimum conditions vary depending on the presence or absence of a sidewall and its thickness.In the presence of a sidewall, the acceleration energy is increased in the ion implantation for forming the pocket region, and the dose is increased in the ion implantation for forming the extension region. It is necessary to guide to a higher level and to set the optimal conditions. Subsequently, the formed extension regions 13 and 16 are activated.
- a silicon oxide film is deposited on the entire surface by a CVD method or the like, and the entire surface of the silicon oxide film is formed.
- etch back anisotropic etching
- a silicon oxide film is left only on the side surface of each gate electrode 6 to form a side wall 38.
- RTA anneal
- the n-type element active region 3 has an n-type impurity diffusion layer 41 composed of a pocket region 11, an N diffusion region 33, an extension region 13, and a deep SZD region 17.
- a p-type impurity diffusion layer 42 including a pocket region 14, an N diffusion region 35, an extension region 16, and a deep SZD region 18 is formed in the active region 4. .
- the combination with the SOI substrate is considered appropriate for reducing the junction leakage.
- Side wall formation process and extension area activation annealing The effect of suppressing the diffusion of C also acts on the metal, and the deterioration of short channel and flannel resistance is suppressed.
- ion implantation of the extension region and the pocket region at the time of ion implantation of the extension region and the pocket region,
- a diffusion inhibitor such as N.
- the annealing of the extension region may be performed before the formation of the side wall 38.
- an nMOS transistor is completed in the n-type device active region 3 and a pMOS transistor is completed in the p-type device active region 4 through a process of forming an interlayer insulating film, contact holes, various wiring layers, and the like.
- the threshold voltage roll-off characteristics and the current driving capability of the nM ⁇ S transistor are improved, and the drain leakage current is reduced.
- ⁇ High integration can be achieved easily and reliably, and the optimal design of CMOS transistors can be achieved to improve device performance and reduce power consumption.
- the method of introducing C using an ion implantation technique has been described as an example.
- the method of introducing C is not limited to this, and a layer containing C may be previously formed in a semiconductor by an epitaxy technique or the like. It is also preferable to use a method of manufacturing the substrate.
- ADVANTAGE OF THE INVENTION while minimizing the drain leakage current while improving the roll-off characteristic of the threshold voltage and the current driving capability, miniaturization and high integration of the element are easily and reliably realized. It is possible to realize a semiconductor device capable of improving a device performance and reducing power consumption by enabling an optimal design of a semiconductor device having a CMOS structure.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004567544A JP4351638B2 (ja) | 2003-01-31 | 2003-01-31 | nMOSトランジスタの製造方法 |
CN03820727A CN100590887C (zh) | 2003-01-31 | 2003-01-31 | 半导体器件的制造方法 |
PCT/JP2003/000959 WO2004068588A1 (ja) | 2003-01-31 | 2003-01-31 | 半導体装置及びその製造方法 |
US11/049,694 US7205616B2 (en) | 2003-01-31 | 2005-02-04 | Semiconductor device and manufacturing method of the same |
US11/714,131 US7531435B2 (en) | 2003-01-31 | 2007-03-06 | Semiconductor device and manufacturing method of the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2003/000959 WO2004068588A1 (ja) | 2003-01-31 | 2003-01-31 | 半導体装置及びその製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/049,694 Continuation US7205616B2 (en) | 2003-01-31 | 2005-02-04 | Semiconductor device and manufacturing method of the same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004068588A1 true WO2004068588A1 (ja) | 2004-08-12 |
Family
ID=32800835
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/000959 WO2004068588A1 (ja) | 2003-01-31 | 2003-01-31 | 半導体装置及びその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7205616B2 (ja) |
JP (1) | JP4351638B2 (ja) |
CN (1) | CN100590887C (ja) |
WO (1) | WO2004068588A1 (ja) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007012884A (ja) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corp | 半導体基板の製造方法及び、半導体装置の製造方法 |
JP2008171999A (ja) * | 2007-01-11 | 2008-07-24 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2009049074A (ja) * | 2007-08-15 | 2009-03-05 | Fujitsu Microelectronics Ltd | 電界効果トランジスタ及び電界効果トランジスタの製造方法 |
JP2009272423A (ja) * | 2008-05-07 | 2009-11-19 | Panasonic Corp | 半導体装置及びその製造方法 |
JP2012019016A (ja) * | 2010-07-07 | 2012-01-26 | Renesas Electronics Corp | 半導体装置及び半導体装置の製造方法 |
US8110897B2 (en) | 2004-09-27 | 2012-02-07 | Panasonic Corporation | Semiconductor device with carbon-containing region |
JP2012253219A (ja) * | 2011-06-03 | 2012-12-20 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2013058644A (ja) * | 2011-09-08 | 2013-03-28 | Ricoh Co Ltd | 半導体装置の製造方法 |
WO2021152943A1 (ja) * | 2020-01-30 | 2021-08-05 | パナソニックIpマネジメント株式会社 | 撮像装置 |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7179696B2 (en) * | 2004-09-17 | 2007-02-20 | Texas Instruments Incorporated | Phosphorus activated NMOS using SiC process |
JP5283827B2 (ja) * | 2006-03-30 | 2013-09-04 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
US7795085B2 (en) * | 2006-06-12 | 2010-09-14 | Texas Instruments Incorporated | Intentional pocket shadowing to compensate for the effects of cross-diffusion in SRAMs |
KR100766255B1 (ko) * | 2006-11-27 | 2007-10-15 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 그 제조 방법 |
US20080308904A1 (en) * | 2007-06-15 | 2008-12-18 | Texas Instruments Incorporated | P-doped region with improved abruptness |
JP2009182076A (ja) | 2008-01-30 | 2009-08-13 | Panasonic Corp | 半導体装置及びその製造方法 |
US8298914B2 (en) * | 2008-08-19 | 2012-10-30 | International Business Machines Corporation | 3D integrated circuit device fabrication using interface wafer as permanent carrier |
CN101593703B (zh) * | 2009-04-22 | 2013-12-04 | 上海宏力半导体制造有限公司 | 金属氧化物半导体场效应晶体管的制造方法及其器件 |
US8558310B2 (en) | 2009-12-18 | 2013-10-15 | Texas Instruments Incorporated | Indium, carbon and halogen doping for PMOS transistors |
US8659112B2 (en) * | 2009-12-18 | 2014-02-25 | Texas Instruments Incorporated | Carbon and nitrogen doping for selected PMOS transistor on an integrated circuit |
CN102194748B (zh) * | 2010-03-15 | 2014-04-16 | 北京大学 | 半导体器件及其制造方法 |
US8564063B2 (en) | 2010-12-07 | 2013-10-22 | United Microelectronics Corp. | Semiconductor device having metal gate and manufacturing method thereof |
US8592270B2 (en) | 2011-05-25 | 2013-11-26 | International Business Machines Corporation | Non-relaxed embedded stressors with solid source extension regions in CMOS devices |
CN103178092A (zh) * | 2011-12-26 | 2013-06-26 | 上海华虹Nec电子有限公司 | 超高压ldmos器件的结构及制备方法 |
US20150041916A1 (en) * | 2013-08-08 | 2015-02-12 | Samsung Electronics Co., Ltd. | Semiconductor device and method of forming the same |
CN110767741B (zh) * | 2019-10-17 | 2023-09-15 | 上海华力集成电路制造有限公司 | Nmos管及其制造方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10125916A (ja) * | 1996-10-24 | 1998-05-15 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JPH1187706A (ja) * | 1997-09-12 | 1999-03-30 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
US6380053B1 (en) * | 1999-08-30 | 2002-04-30 | Sony Corporation | Method for producing a semiconductor device with an accurately controlled impurity concentration profile in the extension regions |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6146934A (en) * | 1997-12-19 | 2000-11-14 | Advanced Micro Devices, Inc. | Semiconductor device with asymmetric PMOS source/drain implant and method of manufacture thereof |
US6013546A (en) * | 1997-12-19 | 2000-01-11 | Advanced Micro Devices, Inc. | Semiconductor device having a PMOS device with a source/drain region formed using a heavy atom p-type implant and method of manufacture thereof |
US6972441B2 (en) * | 2002-11-27 | 2005-12-06 | Intel Corporation | Silicon germanium heterojunction bipolar transistor with step-up carbon profile |
-
2003
- 2003-01-31 WO PCT/JP2003/000959 patent/WO2004068588A1/ja active Application Filing
- 2003-01-31 CN CN03820727A patent/CN100590887C/zh not_active Expired - Fee Related
- 2003-01-31 JP JP2004567544A patent/JP4351638B2/ja not_active Expired - Fee Related
-
2005
- 2005-02-04 US US11/049,694 patent/US7205616B2/en not_active Expired - Lifetime
-
2007
- 2007-03-06 US US11/714,131 patent/US7531435B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10125916A (ja) * | 1996-10-24 | 1998-05-15 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JPH1187706A (ja) * | 1997-09-12 | 1999-03-30 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
US6380053B1 (en) * | 1999-08-30 | 2002-04-30 | Sony Corporation | Method for producing a semiconductor device with an accurately controlled impurity concentration profile in the extension regions |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8110897B2 (en) | 2004-09-27 | 2012-02-07 | Panasonic Corporation | Semiconductor device with carbon-containing region |
JP2007012884A (ja) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corp | 半導体基板の製造方法及び、半導体装置の製造方法 |
JP2008171999A (ja) * | 2007-01-11 | 2008-07-24 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2009049074A (ja) * | 2007-08-15 | 2009-03-05 | Fujitsu Microelectronics Ltd | 電界効果トランジスタ及び電界効果トランジスタの製造方法 |
JP2009272423A (ja) * | 2008-05-07 | 2009-11-19 | Panasonic Corp | 半導体装置及びその製造方法 |
JP2012019016A (ja) * | 2010-07-07 | 2012-01-26 | Renesas Electronics Corp | 半導体装置及び半導体装置の製造方法 |
JP2012253219A (ja) * | 2011-06-03 | 2012-12-20 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2013058644A (ja) * | 2011-09-08 | 2013-03-28 | Ricoh Co Ltd | 半導体装置の製造方法 |
WO2021152943A1 (ja) * | 2020-01-30 | 2021-08-05 | パナソニックIpマネジメント株式会社 | 撮像装置 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2004068588A1 (ja) | 2006-05-25 |
JP4351638B2 (ja) | 2009-10-28 |
CN100590887C (zh) | 2010-02-17 |
US7531435B2 (en) | 2009-05-12 |
US20070166907A1 (en) | 2007-07-19 |
US20050127449A1 (en) | 2005-06-16 |
CN1679169A (zh) | 2005-10-05 |
US7205616B2 (en) | 2007-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7531435B2 (en) | Semiconductor device and manufacturing method of the same | |
JP4236992B2 (ja) | 半導体装置の製造方法 | |
JP4540438B2 (ja) | 半導体装置及びその製造方法 | |
US7195987B2 (en) | Methods of forming CMOS integrated circuit devices and substrates having buried silicon germanium layers therein | |
US7498642B2 (en) | Profile confinement to improve transistor performance | |
US7312500B2 (en) | Manufacturing method of semiconductor device suppressing short-channel effect | |
JP4549542B2 (ja) | 埋め込みシリコンゲルマニウム層をもつcmos集積回路素子及び基板とその製造方法 | |
EP1641046A2 (en) | MOSFET and method for fabricating the same | |
KR20020072239A (ko) | 반도체 장치 및 그 제조 방법 | |
JP3521097B2 (ja) | 表面チャネル型cmosトランジスタの製造方法 | |
TW201044449A (en) | Method of manufacturing semiconductor device | |
US6734109B2 (en) | Method of building a CMOS structure on thin SOI with source/drain electrodes formed by in situ doped selective amorphous silicon | |
KR20020016497A (ko) | 절연 게이트형 전계효과 트랜지스터 및 그 제조방법 | |
JP6996858B2 (ja) | 半導体装置及びその製造方法 | |
JP4767843B2 (ja) | 半導体装置及びその製造方法 | |
US10553701B2 (en) | Semiconductor device with improved narrow width effect and method of making thereof | |
JP3871376B2 (ja) | Mis半導体装置の製造方法 | |
KR100683095B1 (ko) | 반도체 장치 및 그 제조 방법 | |
KR100597462B1 (ko) | 반도체 소자의 트랜지스터 제조방법 | |
JP2002083956A (ja) | 半導体装置の製造方法 | |
JP2003179158A (ja) | 半導体装置及びその製造方法 | |
CN101777496B (zh) | nMOS晶体管的制造方法 | |
JP2010098236A (ja) | 半導体装置及びその製造方法 | |
JP2000150668A (ja) | 半導体装置およびその製造方法 | |
JPH1056171A (ja) | Mis半導体装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11049694 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004567544 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038207273 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057014002 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057014002 Country of ref document: KR |