WO2004059042A1 - 鉛フリーバンプおよびその形成方法 - Google Patents
鉛フリーバンプおよびその形成方法 Download PDFInfo
- Publication number
- WO2004059042A1 WO2004059042A1 PCT/JP2003/016720 JP0316720W WO2004059042A1 WO 2004059042 A1 WO2004059042 A1 WO 2004059042A1 JP 0316720 W JP0316720 W JP 0316720W WO 2004059042 A1 WO2004059042 A1 WO 2004059042A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- lead
- plating
- ions
- bump
- free
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D21/00—Processes for servicing or operating cells for electrolytic coating
- C25D21/12—Process control or regulation
- C25D21/14—Controlled addition of electrolyte components
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D3/00—Electroplating: Baths therefor
- C25D3/02—Electroplating: Baths therefor from solutions
- C25D3/56—Electroplating: Baths therefor from solutions of alloys
- C25D3/60—Electroplating: Baths therefor from solutions of alloys containing more than 50% by weight of tin
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/48—After-treatment of electroplated surfaces
- C25D5/50—After-treatment of electroplated surfaces by heat-treatment
- C25D5/505—After-treatment of electroplated surfaces by heat-treatment of electroplated tin coatings, e.g. by melting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
- H01L2224/11462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01076—Osmium [Os]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01092—Uranium [U]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3463—Solder compositions in relation to features of the printed circuit board or the mounting process
Definitions
- the present invention relates to a lead-free bump and a method for forming the same. More specifically, the present invention can be obtained by reflowing a Sn_Ag solder alloy plating film in which the Ag concentration in the plating film is adjusted.
- the present invention relates to a lead-free bump in which generation of voids is suppressed, a method for forming the same, and a lead-free bump forming plating apparatus. Background art
- solder development is underway.
- the present inventors have studied to obtain a lead-free bump free from voids.
- the concentration of Ag contained in this plating film has a significant effect on void formation. More specifically, when the Ag concentration contained in the Sn-Ag lead-free bumps exceeds the eutectic composition ratio of Sn-Ag and exceeds the yarn composition ratio, voids are generated in the bumps after reflow.
- the present invention has been completed on the basis of the above knowledge, and formed an Sn—Ag-based alloy film having an Ag content lower than the eutectic formation concentration of Sn—Ag by staking. Provided is a lead-free bump obtained by reflowing a plating film.
- the present invention provides a plating bath composition and an electric current so that a Sn—Ag alloyed adhesive film having an Ag content lower than the Sn—Ag eutectic formation concentration is formed in a portion where a bump is to be formed.
- a method for forming a lead-free bump characterized in that Sn—Ag alloy plating is performed while controlling the deposition conditions, and then the obtained alloy plating film is reflowed.
- the present invention relates to a plating bath for containing a plating solution containing Ag ions and Sn ions, an anode electrode, a holder for holding a workpiece and supplying power to the workpiece, and the anode
- An electrode power source for supplying power to each of the workpieces held by the electrode and the holder, a replenishment mechanism for replenishing Ag ions and Sn ions, an analyzer for monitoring Ag ions and Sn ions, Based on the analysis information from the analyzer, the Ag content in the S ⁇ —A g alloy-plated film formed on the surface of the workpiece is lower than the eutectic formation concentration of Sn—A g.
- a lead-free bump forming plating apparatus having a control mechanism for controlling.
- Figure 1 shows the relationship between the concentration ratio of Ag ions and Sn ions in the alloy plating solution and the concentration of Ag in the plating film.
- Figure 2 shows the current density when plating was performed by continuously applying direct current. It is drawing which shows the relationship of Ag content density
- Figure 3 shows the A in the plating film when plating was applied with continuous DC application (continuous DC plating) and when plating was applied with DC applied intermittently (interim plating). It is drawing which shows the difference in g content concentration.
- FIG. 4 is a drawing showing an example of the plating apparatus of the present invention.
- FIG. 5 is a drawing showing an example of an infrared heating furnace used in the reflow process.
- Fig. 6A is a diagram showing the sample collection part before reflow of the sample when performing quantitative analysis of Ag in Example 1
- Fig. 6B is a diagram of the test when performing quantitative analysis of Ag in Example 1. It is a figure which shows the collection part after reflow.
- Fig. 7A is an SEM photograph showing the bump before reflow in Example 1
- Fig. 7B is an SEM photograph after reflowing the bump shown in Fig. 7A at 225 ° C
- Fig. 7C is Fig. 7 Fig. 7D is a SEM photo after reflowing the bump shown in A at 230 ° C
- Fig. 7D is a SEM photo after reflowing the bump shown in Fig. 7A at 238 ° C.
- Figure 8 shows an Ag concentration of 2.6 mass. /. This is a SEM photograph of a bump cross-section formed by reflowing a Sn_Ag based alloy film of 238 ° C.
- Figure 9 shows an Ag concentration of 3.4 mass. /. It is a SEM photograph of a bump cross section formed by reblowing a Sn-Ag based alloy film at 238 ° C. BEST MODE FOR CARRYING OUT THE INVENTION
- the lead-free bump of the present invention has an Sn—Ag alloy alloy with controlled Ag deposition conditions so that the Ag concentration is lower than the Sn_Ag eutectic formation concentration (3.5 mass / 0 or less).
- Sn_Ag eutectic formation concentration 3.5 mass / 0 or less.
- the Ag concentration in the alloy adhesive film is preferably 2.6% by mass or less. In terms of practicality, it is desirable not to raise the reflow temperature too much (for example, the maximum reflow temperature is 240 ° C or less). For this purpose, it is preferable that the lower limit of the Ag concentration contained in the alloy plating film is 1.6% by mass. That is, to form a solid for favorable bump, it is preferable that the A g concentration in the alloy plated layer is in the 1.6 to 2.6 mass 0/0.
- the Ag concentration in the alloy plating film is 3.5 masses. /. Less than, Plating is preferably performed while controlling the amount to be 1.6 to 2.6% by mass.
- the lead-free bump obtained by reflowing the alloy plating film preferably has an ⁇ -ray emission amount of 0.02 cphZcm 2 or less emitted from the surface thereof.
- Lead has multiple isotopes containing natural radioactive elements.
- Lead isotopes are intermediate or final products in the uranium and trum collapse series and emit alpha rays during the collapse process. Lines have the problem of causing soft errors by acting on semiconductor elements of semiconductor integrated circuits. Sn and other elements also contain a small amount of these natural radioactive elements. For this reason, even in Sn-Ag lead-free bumps, alpha rays are emitted, and it is not possible to keep the emission level low. is important. Therefore, by suppressing the amount of alpha rays emitted from the surface of lead-free bumps to less than 0.02 C , ph / cm 2, soft errors due to the influence of the o; it can.
- the composition of precipitation components in alloy plating is determined by the concentration of each component in the plating solution and the deposition conditions. Therefore, in the alloy plating of the present invention, the concentration ratio of Ag ions and Sn ions in the alloy plating solution is adjusted, and the electrodeposition conditions are controlled, so that Ag concentration can be made the said range. Specifically, (a) a method of controlling the Ag concentration in the alloy plating film by changing the deposition conditions while keeping the concentration ratio of Ag ions and Sn ions in the plating bath constant,
- the Ag concentration in the alloy plating film can be controlled by changing the concentration ratio of Ag ions and Sn ions in the plating bath while keeping the deposition conditions constant.
- a complexing agent that stabilizes the metal ion, a brightening agent to form the plating film surface cleanly, or other Additives are blended.
- an experimentally preferable range is found, and this concentration ratio is maintained.
- Plating while an alloy plating film with controlled Ag concentration is obtained.
- the Ag concentration in the alloy plating film is typically the same as the Ag ions present in the plating solution, as shown in Fig. 1. It was proportional to the concentration ratio with Sn ions.
- the controlled Ag concentration can be achieved.
- a gold-plated film is obtained, and by reflowing it, a bump free of voids can be obtained.
- alloy plating solution used in the present invention examples include the following plating solutions.
- the composition of precipitation components varies depending on the electrodeposition conditions in the case of alloy plating. Even in the case of the alloy plating of the present invention, the Ag concentration in the alloy plating film can be changed by changing the electrodeposition conditions. Can be changed.
- the alloy plating of the present invention can be carried out in various current patterns. Even in the case of direct current plating in which direct current is applied and plating is performed, direct current is applied intermittently for plating. It is also possible to give up while periodically having a rest period.
- a preferable current density in the case of this direct current connection is about 10 to 100 mA / cm 2 .
- the preferred current density during application is about 10 to 20 OmA / cm 2
- the pause time (zero current) is in the range of 1 Z 10 to 1 of the application time.
- the applied voltage in the above two platings varies depending on conditions such as current intensity, base material, thickness, plating solution, and anode, but is preferably about 1 to 5 V.
- the apparatus for performing the above-described alloy plating and a general dip type plating apparatus or the like can be used.
- a jig structure that takes into account the mechanical conditions of the workpiece, metal ions on wafers, etc.
- a stirrer mechanism for uniform and rapid supply of the entire surface of the workpiece to be processed, mask shape and size for uniform electric field distribution, and removal of foreign matter to prevent plating solution deterioration It is preferable to use an apparatus that takes into consideration a plating solution circulation system or the like for uniformly and quickly providing the entire surface of the object to be processed.
- 1 is a fitting device
- 2 is a fitting tank
- 3 is an anode electrode
- 4 is a holder
- 5 is a workpiece
- 6 is a power source for electrodeposition
- 7 is a conductive wire
- 8a to 8c are replenishment mechanisms
- 9 is an analysis device
- 10 is a control mechanism
- 11 is an autosampler
- 1 2 a to 1 2 c are liquid feed pumps
- 13 is an on-off valve
- 14 is a drain port.
- the analyzer 9 uses, as a guideline for plating control, periodic or continuous changes in the concentration of Agion and Snion accompanying consumption or loss during operation of the plating apparatus.
- an atomic absorption analyzer or the like can be used.
- the control mechanism 1 0 is, for example, a control computer, by analyzing the information from the analyzer 9, A g ion (solution), determined Me optimum replenishing amount of such S n ions (solution), supplemented mechanism 8 a to 8 c Combined pump 1 2 a to l 2 c are activated, and Ag ions (solution), Sn ions (solution), etc. are added to the solution.
- replenishment mechanisms 8a to 8c in addition to the portion for replenishing the Agion solution and the Snion solution, a portion for replenishing water and additives for adjusting the plating solution composition is added. It doesn't matter.
- the anode electrode 3, the holder 4, and the plating tank 2 are formed by a line emission force S, 0.02 cph / cm 2 emitted from the surface of the Sn—Ag alloy plating film formed by the plating apparatus 1.
- 0 It is made of a material with a low radiation emission. In this way, by suppressing the natural radioactive elements taken into the bumps made of an alloy plating film formed by plating to a low level, the alpha dose emitted from the bumps can be kept low, and the effects of the alpha line on the semiconductor integrated circuit element can be reduced. Soft errors due to can be suppressed.
- the anode electrode 3 may be an insoluble anode or a soluble anode.
- the anode electrode 3 By making the anode electrode 3 insoluble, it can be used continuously without replacement.
- a soluble anode is used as the anode electrode 3
- Sn ions can be supplied from the anode to the plating solution during the staking operation. Therefore, it is possible to reduce the management of plating liquid and metal ion supply work.
- the control mechanism 10 is desirably controlled to the optimum electrodeposition conditions (the above-described applied current density and voltage application method) with respect to the plating solution composition, and depends on at least the replenishment amount of the above Agion and Snion. It is necessary to have either power of control.
- the actual plating deposition behavior is affected by many factors, not only the concentration ratio of Ag ions and Sn ions in the alloy plating solution and the electrodeposition conditions.
- the Ag concentration in the alloy plating film changes depending on the various additives added to the plating solution. In many cases, however, the substance names and amounts of these additives are not disclosed as additive manufacturers' know-how.
- the current density of the electric plating, the voltage application method, and the concentration ratio of Ag ions and Sn ions in the plating solution were varied in advance. It is necessary to measure the weight concentration of Ag contained in the formed bumps and to determine the optimum conditions based on this, and to perform alloy bonding.
- the alloy plating film formed as described above is then subjected to reflow treatment to form bumps.
- This reflow process is performed, for example, by using an apparatus (infrared heating furnace) shown in FIG. 5 and heating in an inert gas atmosphere (for example, nitrogen or argon atmosphere).
- 20 is an infrared heating furnace
- 21 is a chamber
- 22 is a stage
- 23 is a quartz glass window
- 24 is an infrared lamp
- 25 is an object to be processed.
- the reflow using this apparatus is, for example, setting an object to be treated 25 in which alloy alloying has been performed in the chamber 21, and flowing nitrogen gas into the chamber 21 at a rate of about 8 to 30 L / min. After sufficient gas replacement, heating is performed by an infrared lamp 24 through a quartz glass window 23.
- the reflow temperature is important.
- the heat resistance temperature of general electronic components is said to be 240 ° C.
- the maximum temperature in the reflow process of an alloy plating film formed by alloy plating must be kept below 2400 ° C.
- the melting point of Sn-Ag solder is 2 2 1 ° C.
- the lowest temperature that can be reflowed is the melting point + 10 ° C, and it must be held for 15 to 45 seconds. It is said that there is.
- An example of the reflow temperature condition in consideration of such conditions is a temperature condition in which 2 31 ° C is maintained for 30 seconds and the maximum temperature reached 2 3 8 ° C.
- the lead-free bump of the present invention described above can be used as, for example, a ball-shaped bump on a wiring pad in a mounting board.
- the ball-shaped bumps are formed by first forming a metal bond pad and then applying a resist leaving the bump shape to form a resist pattern. Next, an Sn-Ag-based alloy plating film in which the Ag concentration is controlled according to the above method is formed. Thereafter, the resist is peeled off and processed at a predetermined reflow temperature.
- the formation of the metal bond pad, the formation of the resist pattern, and the removal of the resist can all be performed in accordance with conventional methods in this technical field.
- the lead-free bump of the present invention is used for forming wiring pads on various semiconductor substrates. Specifically, lead-free bumps can be formed on the semiconductor substrate of the semiconductor element by the following steps (I) to (IV).
- Examples of the semiconductor element (I) include an integrated circuit (I C). Also, a known barrier metal is used as the (1) barrier metal formed on the wiring pad.
- Resist 1 2 so that a large number of holes with diameter ⁇ 1 0 0 ⁇ ⁇ are formed on the wafer.
- a sample was applied at a thickness of 0 m. The plating area of this sample was 149.63 cm 2 . This sample was nailed in the following process and conditions.
- Electrode Copper anode, distance between electrodes approx. 7.5 mm, anode mask ⁇ 250 mm
- Electrode Nickel anode, distance between electrodes approx. 75 mm, anode mask ⁇ 250 ⁇ m
- the resist was removed to expose the plated part.
- the plated portion was reflowed using an infrared heating furnace as shown in FIG.
- the temperature of the infrared heating furnace was controlled by placing a 2-inch silicon wafer (manufactured by Sensorley, temperature measurement wafer) with a thermocouple embedded in the outermost layer at the center on the stage of the infrared heating furnace.
- the sample to be reflowed was placed close to the thermocouple on the silicon wafer.
- preheating was performed at 150 to 170 ° C. for 90 seconds, and then the temperature was raised to the maximum temperature in 30 seconds.
- the maximum temperature was 238 ° C, and the minimum possible reflow temperature of 231 ° C was maintained for 30 seconds before cooling.
- the furnace atmosphere was replaced with nitrogen, and nitrogen was flowed at 8 L / min during heating.
- Infrared heating furnaces were used for their rapid heating and cooling characteristics.
- the elemental composition ratio of the S ⁇ -Ag alloy was evaluated as follows. After embedding the bumps in the resin, cutting out the cross-section and polishing it, element mapping is performed by electron probe microanalysis (EPMA), and the cross-section as shown in Fig. 6A and Fig. 6B is used. Ag was quantitatively analyzed at three locations (1, c, r) in a small area of approximately ⁇ ⁇ ⁇ ⁇ ⁇ ⁇ m, and the average value thereof was taken as the Ag content.
- EPMA electron probe microanalysis
- Figure 7A shows the SEM photograph of the bump before reflow
- Figure 7B shows the SEM photograph after reflowing at 225 ° C
- Figure 7C shows the SEM photograph after reflowing at 230 ° C
- Figure 7D shows the SEM photographs after reflow at 238 ° C.
- the cross-sectional shape of the bump after reflow at a reflow temperature of 238 was observed by SEM. The observation was performed after the wafer was embedded in the resin, the cross section was cut out and polished. As a result, the alloy-attached film (pump) having an Ag concentration of 2.6% by mass in this example was free of voids as shown in FIG. 8, whereas the Ag concentration was 3.4% by mass. As shown in Fig. 9, there were cases in which the bumps formed by the alloy adhesive film with a percentage of% generated.
- the alloy plating was performed by changing the ratio of Ag to the total metal in the alloy plating solution, the current density during plating, and the current application method, and then reflowing at 238 ° C.
- the obtained bump it carried out similarly to Example 1, and investigated the content of Ag in a bump, and the presence or absence of the shape opioid. The results are shown in Table 1.
- the lead-free bump of the present invention is a bump having a preferable shape without generating voids and without raising the temperature so much. Also, this bump does not contain lead, and does not cause malfunction of the integrated circuit due to ⁇ -ray emission or environmental impact.
- the lead-free bump of the present invention can be widely used in surface mounting technology (S ⁇ ) such as a semiconductor device, and can be soldered with high reliability while being lead-free.
- the present invention relates to a method for forming a lead-free bump that suppresses the generation of voids obtained by reflowing an S ⁇ -A g solder alloy coating film in which the Ag concentration in the plating film is adjusted. About.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004562939A JP4425799B2 (ja) | 2002-12-26 | 2003-12-25 | 鉛フリーバンプの形成方法 |
CN2003801074750A CN1732291B (zh) | 2002-12-26 | 2003-12-25 | 无铅凸点及该凸点的形成方法 |
EP03782895A EP1598448A4 (en) | 2002-12-26 | 2003-12-25 | LEAD-FREE BOSS AND METHOD FOR FORMING THE SAME |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002378010 | 2002-12-26 | ||
JP2002-378010 | 2002-12-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004059042A1 true WO2004059042A1 (ja) | 2004-07-15 |
Family
ID=32677413
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/016720 WO2004059042A1 (ja) | 2002-12-26 | 2003-12-25 | 鉛フリーバンプおよびその形成方法 |
Country Status (7)
Country | Link |
---|---|
US (2) | US7012333B2 (ja) |
EP (1) | EP1598448A4 (ja) |
JP (1) | JP4425799B2 (ja) |
KR (1) | KR101076819B1 (ja) |
CN (1) | CN1732291B (ja) |
TW (1) | TWI303463B (ja) |
WO (1) | WO2004059042A1 (ja) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2004059042A1 (ja) * | 2002-12-26 | 2006-04-27 | 株式会社荏原製作所 | 鉛フリーバンプおよびその形成方法 |
JP2009510255A (ja) * | 2005-08-15 | 2009-03-12 | エントン インコーポレイテッド | 電子工学の製造分野での錫−銀ハンダ・バンプ |
JP2010171367A (ja) * | 2008-12-27 | 2010-08-05 | Kyocer Slc Technologies Corp | 配線基板 |
JP2013237894A (ja) * | 2012-05-15 | 2013-11-28 | Ebara Corp | めっき装置及びめっき液管理方法 |
JP2017183592A (ja) * | 2016-03-31 | 2017-10-05 | 株式会社荏原製作所 | 基板の製造方法及び基板 |
JP2020111796A (ja) * | 2019-01-11 | 2020-07-27 | Jx金属株式会社 | 表面処理金属材料、表面処理金属材料の製造方法、及び、電子部品 |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2619509C (en) | 2005-08-12 | 2015-01-06 | Modumetal, Llc. | Compositionally modulated composite materials and methods for making the same |
TW200804629A (en) * | 2006-07-05 | 2008-01-16 | Idx Corp | Power supply for anodizing |
US8177945B2 (en) | 2007-01-26 | 2012-05-15 | International Business Machines Corporation | Multi-anode system for uniform plating of alloys |
WO2010005983A2 (en) | 2008-07-07 | 2010-01-14 | Modumetal Llc | Property modulated materials and methods of making the same |
US9524945B2 (en) | 2010-05-18 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
BRPI1010877B1 (pt) | 2009-06-08 | 2020-09-15 | Modumetal, Inc | Revestimento de multicamadas resistente à corrosão e método de eletrodeposição |
US8377816B2 (en) * | 2009-07-30 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming electrical connections |
US8841766B2 (en) * | 2009-07-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8324738B2 (en) | 2009-09-01 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8659155B2 (en) * | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
US8610270B2 (en) * | 2010-02-09 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US8441124B2 (en) | 2010-04-29 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US9018758B2 (en) | 2010-06-02 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall spacer and metal top cap |
CN105386103B (zh) | 2010-07-22 | 2018-07-31 | 莫杜美拓有限公司 | 纳米层压黄铜合金的材料及其电化学沉积方法 |
US8546254B2 (en) | 2010-08-19 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
US20120325671A2 (en) * | 2010-12-17 | 2012-12-27 | Tel Nexx, Inc. | Electroplated lead-free bump deposition |
US9017528B2 (en) | 2011-04-14 | 2015-04-28 | Tel Nexx, Inc. | Electro chemical deposition and replenishment apparatus |
US9005409B2 (en) | 2011-04-14 | 2015-04-14 | Tel Nexx, Inc. | Electro chemical deposition and replenishment apparatus |
WO2014146117A2 (en) | 2013-03-15 | 2014-09-18 | Modumetal, Inc. | A method and apparatus for continuously applying nanolaminate metal coatings |
EP2971264A4 (en) | 2013-03-15 | 2017-05-31 | Modumetal, Inc. | Nanolaminate coatings |
CA2905536C (en) | 2013-03-15 | 2023-03-07 | Modumetal, Inc. | Electrodeposited compositions and nanolaminated alloys for articles prepared by additive manufacturing processes |
CN105189828B (zh) | 2013-03-15 | 2018-05-15 | 莫杜美拓有限公司 | 具有高硬度的镍铬纳米层压涂层 |
US9303329B2 (en) | 2013-11-11 | 2016-04-05 | Tel Nexx, Inc. | Electrochemical deposition apparatus with remote catholyte fluid management |
US8877630B1 (en) * | 2013-11-12 | 2014-11-04 | Chipmos Technologies Inc. | Semiconductor structure having a silver alloy bump body and manufacturing method thereof |
US9368340B2 (en) * | 2014-06-02 | 2016-06-14 | Lam Research Corporation | Metallization of the wafer edge for optimized electroplating performance on resistive substrates |
CA2961508C (en) | 2014-09-18 | 2024-04-09 | Modumetal, Inc. | A method and apparatus for continuously applying nanolaminate metal coatings |
CA2961507C (en) | 2014-09-18 | 2024-04-09 | Modumetal, Inc. | Methods of preparing articles by electrodeposition and additive manufacturing processes |
CN105256347B (zh) * | 2015-11-17 | 2018-01-16 | 通富微电子股份有限公司 | 锡银凸块含银量控制方法 |
EA201990655A1 (ru) | 2016-09-08 | 2019-09-30 | Модьюметал, Инк. | Способы получения многослойных покрытий на заготовках и выполненные ими изделия |
US11293272B2 (en) | 2017-03-24 | 2022-04-05 | Modumetal, Inc. | Lift plungers with electrodeposited coatings, and systems and methods for producing the same |
US11286575B2 (en) | 2017-04-21 | 2022-03-29 | Modumetal, Inc. | Tubular articles with electrodeposited coatings, and systems and methods for producing the same |
WO2018200370A1 (en) * | 2017-04-24 | 2018-11-01 | University Of North Texas | Nanomanufacturing of metallic glasses for energy conversion and storage |
US11519093B2 (en) | 2018-04-27 | 2022-12-06 | Modumetal, Inc. | Apparatuses, systems, and methods for producing a plurality of articles with nanolaminated coatings using rotation |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09170094A (ja) * | 1995-12-19 | 1997-06-30 | Dipsol Chem Co Ltd | 錫−銀合金酸性めっき浴 |
WO1997028296A1 (en) * | 1996-01-30 | 1997-08-07 | Naganoken | Aqueous solution for forming metal complexes, tin-silver alloy plating bath, and process for producing plated object using the plating bath |
JPH10102283A (ja) * | 1996-09-26 | 1998-04-21 | Daiwa Kasei Kenkyusho:Kk | 電気・電子回路部品 |
JPH10102277A (ja) * | 1996-10-01 | 1998-04-21 | Daiwa Kasei Kenkyusho:Kk | 光沢錫−銀合金電気めっき浴 |
EP0854206A1 (en) * | 1997-01-20 | 1998-07-22 | Dispol Chemicals Co., Ltd. | Acid tin-silver alloy electroplating bath and method for electroplating tin-silver alloy |
US6099713A (en) * | 1996-11-25 | 2000-08-08 | C. Uyemura & Co., Ltd. | Tin-silver alloy electroplating bath and tin-silver alloy electroplating process |
JP2000328286A (ja) * | 1999-05-19 | 2000-11-28 | Yuken Kogyo Kk | 錫−銀系合金電気めっき浴 |
JP2002124533A (ja) * | 2000-10-18 | 2002-04-26 | Toshiba Corp | 電極材料、半導体装置及び実装装置 |
JP2002158247A (ja) * | 2000-11-22 | 2002-05-31 | Matsushita Electric Ind Co Ltd | 半田バンプの形成方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000094181A (ja) * | 1998-09-24 | 2000-04-04 | Sony Corp | はんだ合金組成物 |
JP3753168B2 (ja) * | 1999-08-20 | 2006-03-08 | 千住金属工業株式会社 | 微小チップ部品接合用ソルダペースト |
JP2001237259A (ja) * | 2000-02-22 | 2001-08-31 | Fujitsu Ltd | ハンダ合金、回路基板、半導体装置及びその製造方法 |
US6638847B1 (en) * | 2000-04-19 | 2003-10-28 | Advanced Interconnect Technology Ltd. | Method of forming lead-free bump interconnections |
KR100398716B1 (ko) * | 2000-06-12 | 2003-09-19 | 가부시키가이샤 히타치세이사쿠쇼 | 반도체 모듈 및 반도체 장치를 접속한 회로 기판 |
TW471146B (en) | 2000-12-29 | 2002-01-01 | Apack Technologies Inc | Bump fabrication method |
JP4152596B2 (ja) * | 2001-02-09 | 2008-09-17 | 新日鉄マテリアルズ株式会社 | ハンダ合金、ハンダボール及びハンダバンプを有する電子部材 |
JP3801893B2 (ja) * | 2001-09-26 | 2006-07-26 | 株式会社東芝 | 部材の接合方法 |
US7012333B2 (en) * | 2002-12-26 | 2006-03-14 | Ebara Corporation | Lead free bump and method of forming the same |
-
2003
- 2003-12-24 US US10/743,757 patent/US7012333B2/en not_active Expired - Lifetime
- 2003-12-25 WO PCT/JP2003/016720 patent/WO2004059042A1/ja active Application Filing
- 2003-12-25 JP JP2004562939A patent/JP4425799B2/ja not_active Expired - Lifetime
- 2003-12-25 CN CN2003801074750A patent/CN1732291B/zh not_active Expired - Lifetime
- 2003-12-25 KR KR1020057010966A patent/KR101076819B1/ko active IP Right Grant
- 2003-12-25 EP EP03782895A patent/EP1598448A4/en not_active Withdrawn
- 2003-12-26 TW TW092136995A patent/TWI303463B/zh not_active IP Right Cessation
-
2005
- 2005-07-29 US US11/192,013 patent/US20050279640A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09170094A (ja) * | 1995-12-19 | 1997-06-30 | Dipsol Chem Co Ltd | 錫−銀合金酸性めっき浴 |
WO1997028296A1 (en) * | 1996-01-30 | 1997-08-07 | Naganoken | Aqueous solution for forming metal complexes, tin-silver alloy plating bath, and process for producing plated object using the plating bath |
JPH10102283A (ja) * | 1996-09-26 | 1998-04-21 | Daiwa Kasei Kenkyusho:Kk | 電気・電子回路部品 |
JPH10102277A (ja) * | 1996-10-01 | 1998-04-21 | Daiwa Kasei Kenkyusho:Kk | 光沢錫−銀合金電気めっき浴 |
US6099713A (en) * | 1996-11-25 | 2000-08-08 | C. Uyemura & Co., Ltd. | Tin-silver alloy electroplating bath and tin-silver alloy electroplating process |
EP0854206A1 (en) * | 1997-01-20 | 1998-07-22 | Dispol Chemicals Co., Ltd. | Acid tin-silver alloy electroplating bath and method for electroplating tin-silver alloy |
JP2000328286A (ja) * | 1999-05-19 | 2000-11-28 | Yuken Kogyo Kk | 錫−銀系合金電気めっき浴 |
JP2002124533A (ja) * | 2000-10-18 | 2002-04-26 | Toshiba Corp | 電極材料、半導体装置及び実装装置 |
JP2002158247A (ja) * | 2000-11-22 | 2002-05-31 | Matsushita Electric Ind Co Ltd | 半田バンプの形成方法 |
Non-Patent Citations (2)
Title |
---|
HANDAZUKE GIJUTSU HENSHU IINKAI, 20 January 1976, SOGO DENSHI, article "Electronics no handazuke", pages: 110 - 113, XP002986730 * |
See also references of EP1598448A4 * |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2004059042A1 (ja) * | 2002-12-26 | 2006-04-27 | 株式会社荏原製作所 | 鉛フリーバンプおよびその形成方法 |
JP2009510255A (ja) * | 2005-08-15 | 2009-03-12 | エントン インコーポレイテッド | 電子工学の製造分野での錫−銀ハンダ・バンプ |
JP2010171367A (ja) * | 2008-12-27 | 2010-08-05 | Kyocer Slc Technologies Corp | 配線基板 |
JP2013237894A (ja) * | 2012-05-15 | 2013-11-28 | Ebara Corp | めっき装置及びめっき液管理方法 |
JP2017183592A (ja) * | 2016-03-31 | 2017-10-05 | 株式会社荏原製作所 | 基板の製造方法及び基板 |
JP2020111796A (ja) * | 2019-01-11 | 2020-07-27 | Jx金属株式会社 | 表面処理金属材料、表面処理金属材料の製造方法、及び、電子部品 |
Also Published As
Publication number | Publication date |
---|---|
US7012333B2 (en) | 2006-03-14 |
KR101076819B1 (ko) | 2011-10-25 |
CN1732291A (zh) | 2006-02-08 |
TW200421507A (en) | 2004-10-16 |
EP1598448A1 (en) | 2005-11-23 |
JP4425799B2 (ja) | 2010-03-03 |
US20050279640A1 (en) | 2005-12-22 |
JPWO2004059042A1 (ja) | 2006-04-27 |
TWI303463B (en) | 2008-11-21 |
KR20050084312A (ko) | 2005-08-26 |
EP1598448A4 (en) | 2007-03-07 |
CN1732291B (zh) | 2010-10-13 |
US20040219775A1 (en) | 2004-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4425799B2 (ja) | 鉛フリーバンプの形成方法 | |
US8603315B2 (en) | Tin and tin alloy electroplating method with controlled internal stress and grain size of the resulting deposit | |
US20120325671A2 (en) | Electroplated lead-free bump deposition | |
EP3004429B1 (en) | Electroplating baths of silver and tin alloys | |
US7897059B2 (en) | High tin solder etching solution | |
KR102084905B1 (ko) | 무전해 도금 프로세스 | |
JPS6130672A (ja) | 選択的加工方法 | |
JP2010040691A (ja) | 鉛フリーバンプ形成方法 | |
KR101657460B1 (ko) | SnCl2 혹은 SnCl2-2H2O을 사용하는 Sn-Ag 도금액 | |
WO2006017327A2 (en) | Electrocodeposition of lead free tin alloys | |
US7775417B2 (en) | Method of producing conductive circuit board | |
KR20170113180A (ko) | 도금 방법 | |
US6805786B2 (en) | Precious alloyed metal solder plating process | |
JP3895638B2 (ja) | すず−銀−銅はんだ合金の形成方法並びに当該合金を使用する鉛フリーバンプおよび半導体素子の製造方法 | |
CN110352266A (zh) | 无电解触击镀镍液以及镀镍被膜的成膜方法 | |
US20040231978A1 (en) | Electrode attachment to anode assembly | |
EP4209607A1 (en) | Low melting-point bonding member, method for producing same, semiconductor electronic circuit, and method for mounting said semiconductor electronic circuit | |
Kiumi et al. | Composition control for lead-free alloy electroplating on flip chip bumping | |
JP6852375B2 (ja) | 無電解ニッケルめっき管理方法及び配線基板の製造方法 | |
JP2005290444A (ja) | 金電解剥離液及びそれを用いた電解剥離方法 | |
JPH1192997A (ja) | 微細穴内部への液充填方法、及びストレート低融点半田バンプメッキ方法及び装置 | |
CN116324002A (zh) | 具有Ni电镀膜的镀敷结构体和包含该镀敷结构体的引线框架 | |
EP1427872A1 (en) | Electrode attachment to anode assembly |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004562939 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003782895 Country of ref document: EP Ref document number: 1020057010966 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038A74750 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057010966 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2003782895 Country of ref document: EP |