WO2004023392A1 - Rfidタグ - Google Patents

Rfidタグ Download PDF

Info

Publication number
WO2004023392A1
WO2004023392A1 PCT/JP2003/011267 JP0311267W WO2004023392A1 WO 2004023392 A1 WO2004023392 A1 WO 2004023392A1 JP 0311267 W JP0311267 W JP 0311267W WO 2004023392 A1 WO2004023392 A1 WO 2004023392A1
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor device
antenna
rfid tag
connection
terminal
Prior art date
Application number
PCT/JP2003/011267
Other languages
English (en)
French (fr)
Inventor
Yoshio Ozeki
Asao Nakano
Original Assignee
Hitachi, Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi, Ltd. filed Critical Hitachi, Ltd.
Priority to EP03794211A priority Critical patent/EP1536373A1/en
Priority to US10/513,995 priority patent/US20060086805A1/en
Priority to AU2003261913A priority patent/AU2003261913A1/en
Publication of WO2004023392A1 publication Critical patent/WO2004023392A1/ja

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • G06K19/0775—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card arrangements for connecting the integrated circuit to the antenna
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6661—High-frequency adaptations for passive devices
    • H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/8182—Diffusion bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/819—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector with the bump connector not providing any mechanical bonding
    • H01L2224/81901—Pressing the bump connector against the bonding areas by means of another connector
    • H01L2224/81903—Pressing the bump connector against the bonding areas by means of another connector by means of a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01045—Rhodium [Rh]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Definitions

  • the present invention relates to RF ID tags.
  • the general semiconductor device mounting techniques can be broadly classified into wire bonding and wireless bonding.
  • Wire bonding is an unsuitable technology for thinning RF ID tags because it bonds in an arc between the terminals of the semiconductor device and the pads of the wiring board.
  • wireless bonding is suitable for reducing the thickness of an RFTD tag because the distance between a terminal of a semiconductor device and a wiring board is short and linear connection is possible.
  • the wireless bonding includes a contact connection and a metal connection.
  • ACF Anisometric Conductive Film
  • the mounting technology of semiconductor devices of several mm square used in wireless IC cards is less than lmm square, especially 0.5 mm square or less (0.25 mm 2 or less in area conversion). It cannot be applied to the mounting of the conductor device as it is, and it is necessary to consider other parameters.
  • an object of the present invention is to improve the connection reliability of an RFID tag on which a semiconductor device having a size of 0.5 mm square or less is mounted.
  • this metal bonding is made of an alloy of gold and tin from the viewpoint of realizing lead-free and shorter tact time.
  • FIG. 1 is a top view and a cross-sectional view of an RFID tag
  • Fig. 2 is an enlarged transparent view of the joint between the semiconductor device and the antenna.
  • FIG. 3 is a diagram showing characteristics relating to the connection resistance value of the RFID tag.
  • Figure 4 shows the mounting structure that adopts the ACF method.
  • Fig. 5 is a diagram showing the characteristics of the connection resistance value of the RFID tag when joined by the ACF method.
  • FIG. 6 is a diagram showing the connection failure rate between the ACF method and the metal bonding method of gold and tin, and
  • FIG. 7 is a diagram showing the strength when the underfill is present and when it is not.
  • Fig. 1 shows a top view and a cross-sectional view of the RFID tag
  • Fig. 2 shows an enlarged transparent view of the junction between the semiconductor device and the antenna.
  • the R FID tag of this embodiment is a semiconductor device mounted on an antenna by a flip-chip method having an ID transmission function, and has a thickness of 0.13 mm as a whole tag.
  • the semiconductor device is back-ground so as to have a thickness of 0.06 mm, and has an outer shape of 0.5 mm square.
  • the two input / output terminals connected directly to the integrated circuit inside the semiconductor device by wiring and the two connection terminals not directly connected to the integrated circuit inside the semiconductor device, for a total of four terminals, are the center of gravity of the semiconductor device.
  • the input / output terminals, the connection terminals, the input / output terminals, and the connection terminals are formed in the order of 90 ° with respect to the center (the input / output terminals and the connection terminals are arranged facing each other).
  • This semiconductor device is a semiconductor device that receives microwaves in the 2.45 GHz band with an antenna and operates using self-rectification generated by the microwave power as a power source, and receives such microwave signals. It has a function to convert 128-bit data stored in the built-in storage device into a transmission signal and send it back to the antenna by using the trigger as a trigger.
  • the antenna has a 56 mm long copper foil with a slight gap formed on the outer edge of the polyimide tape, and a tin plating film is formed on the end of the antenna on which the semiconductor device is mounted. ing.
  • All the terminals of the semiconductor device and the copper foil of the antenna are joined by an alloy of gold and tin. Further, an underfill is disposed between the side and bottom surfaces of the semiconductor device and the copper foil.
  • connection terminals are provided to ensure a balanced connection, so it is sufficient to provide only two input / output terminals and one connection terminal.
  • This structure can be manufactured by the following steps.
  • Step 1 An antenna is formed by bonding copper foil with an adhesive on one main plane of a polyimide film (polyimide tape) that is a resin film. Tin is plated on the adhered copper foil to make connection pads (connection electrodes).
  • a polyimide film polyimide tape
  • connection pads connection electrodes
  • Step 2 gold bumps are formed on all terminals of the semiconductor device.
  • Step 3 Fix the antenna so that the tin plated in step 1 is the top layer. Further Next, the antenna and the semiconductor device are aligned with the terminal surface of the semiconductor device facing downward so that the gold bump formed in step 2 and the tin of the antenna face each other.
  • Step 4 The semiconductor device, which is a non-terminal surface, is pressurized from above to below with a pressure of 20 OMPa, and is temporarily fixed by heating at 150 ° C. for 1.5 seconds.
  • Step 5 Further, the positioning is performed with high accuracy, pressurized at a pressure of 20 OMPa, and heated at 280 ° C for 3 seconds. This heating causes tin to diffuse into the gold, so that the terminals of the semiconductor device and the copper foil of the antenna are metal-joined by a gold-tin alloy.
  • Step 6 An underfill is formed below the semiconductor device.
  • the RFID tag manufactured by the above manufacturing method has the characteristics shown in (a) of FIG.
  • connection resistance As a result of a high-temperature and high-humidity test at 85 ° C and 85% RH, a connection resistance of only about 10 m ⁇ was generated in about 350 cycles. Since it is known that about 10 ⁇ ⁇ ⁇ affects transmission characteristics, such characteristics can be said to be good connection resistance.
  • connection resistance As a result of a temperature cycle test of 50 ° C to 125 ° C for 30 minutes each, a connection resistance of less than 2 ⁇ was not generated in 350 cycles, and a high temperature and high humidity test result was obtained. It can be said that the connection resistance is good as in the case of.
  • the temperature of the temporary fixing in the above-mentioned manufacturing process 4 was set at 225 ° C, even when the temperature cycle test was performed, since only about 1 ⁇ was generated in 43 cycles, the temperature of the temporary fixing was set. As in the case where the temperature was set to 150 ° C., good connection resistance could be obtained.
  • the RFID tag of this embodiment employs metal bonding for bonding the semiconductor device having a size of 0.5 mm square or less to the antenna, the occurrence of desired connection failure can be reduced.
  • input and output terminals since both are the same function, by disposing so as to face diagonally of the semiconductor device, 1 8 0 degree also c becomes possible to bond the opposite direction, the antenna tin
  • two terminals that is, a structure in which one input / output terminal and one connection terminal are joined by one connection terminal, it is possible to achieve a structure that does not cause a connection failure even with a slight rotational deviation. become. Also, with this structure, bonding can be performed even when rotated by 90 degrees or 270 degrees, so that bonding can be further facilitated.
  • Fig. 7 shows the difference in strength between the case with and without underfill.
  • the thickness of the semiconductor device of this embodiment is reduced by performing back grinding. Due to this back grinding, small micro cracks are generated in the semiconductor device. It can be seen that the formation of an underfill in such a structure is more than twice as strong against external point pressure breakdown as compared to the case without underfill.
  • Figure 4 shows the mounting method when the ACF method is used.
  • An antenna is formed by bonding 56 mm long copper foil on a transparent polyethylene terephthalate film (hereinafter, PET film).
  • PET film transparent polyethylene terephthalate film
  • a gold bump is formed on a semiconductor device, and a semiconductor device and an antenna are arranged so that the gold bump and the ACF face each other, and are temporarily fixed.
  • Figure 5 shows the results of a high-temperature and high-humidity test (85 ° C, 85% RH) when joining by the ACF method manufactured by the method in Fig. 4.
  • connection resistance of several hundred ⁇ occurs in 25 hours. Even when a 0.5 mm square semiconductor device is mounted, a connection resistance of several hundreds ⁇ or more occurs after 100 hours.
  • ACF method is used for mounting a semiconductor device having a size of 0.5 mm square or less, a remarkable increase in connection resistance that has not occurred in a conventional semiconductor device occurs.
  • the area of ACF per terminal can be sufficiently secured and the desired connection stability can be obtained. Since the terminal area of a semiconductor device that is less than 0.5 mm square that constitutes an RFID tag is very large with respect to the device area, the ACF adhesion capacity (thermal shrinkage force + cure shrinkage force) per terminal decreases. This is considered to be because the connection stability with the copper foil is reduced.
  • Figure 6 compares the failure rate between the ACF method and the gold and tin metal bonding method.
  • the defect rate is 1 even after 1300 hours. /. The following good connections were maintained.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Credit Cards Or The Like (AREA)
  • Details Of Aerials (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)

Abstract

　接続不良の少ないＲＦＩＤタグを提供するために、本発明によれば、金属製のアンテナと、該アンテナに端子が接合された半導体装置とを備えたＲＦＩＤタグであって、０．５ｍｍ角よりも小さい半導体装置が金属接合で該アンテナに接合されている構造を採用することにより、上記課題を解決することができるＲＦＩＤタグが提供される。

Description

明 細 書 R F I Dタグ 技術分野
本発明は、 RF I Dタグに関する。
背景技術
一般的な半導体装置の実装技術を大きく分類すると、 ワイヤボンディングとヮ ィャレスボンディングに分けられる。
ワイヤボンディングは、 半導体装置の端子と配線基板のパッドとの間を弧を描 くようにボンディングするため、 RF I Dタグの薄型化を実現するのには向かな い技術である。
一方、 ワイヤレスボンディングは、 半導体装置の端子と配線基板との距離が短 かく、 直線的に接続することができるので、 RF T Dタグの薄型化に好適である。 このワイヤレスボンディングには接触接続と金属接続がある。
接触接続の一例として、 異方導電性接着剤 （ACF : An i s ome t r i c C o n d u c t i v e F i l m) を用いた実装方式 （以下 AC F接続方式） が、 特開平 2001 - 24568号公報に記載されている。
この文献によれば、 I Cとアンテナとの間を A CF接続方式で接合することに より、 ワイヤボンディングや樹脂によるモールドを省くことができるので、 カー ドの薄型化に好適であるとされている。
発明の開示
本出願人に属する従業者らは、 0. 5mm角以下の RF I Dタグ用の半導体装 置を開発した。 そこで、 本発明者らはこの半導体装置をアンテナに実装するのに、 上記無線 I Cカードで採用した AC F実装方式を適用することを検討した。
実際に試作した結果、 アンテナと半導体装置との間で接続不良を生じるものが あつ 7こ。
つまり、 無線 I Cカードで採用している数 mm角程度の半導体装置の実装技術 が lmm角以下、 特に 0. 5 mm角以下 （面積換算で 0. 25 mm 2以下） の半 導体装置の実装にはそのまま適用できず、 他のパラメータを検討する必要が生じ ることがわかった。
したがって、 本発明の目的は、 0 . 5 mm角以下の半導体装置を実装した R F I Dタグの接続信頼性を高めることにある。
この課題は次の構成により解決できる。
0 . 5 mm角よりも小さい半導体装置を金属接合で金属製のアンテナに接合し た構造とすれば、 接触接合のように硬化収縮力や熱収縮力を気にしなくてもよく なるので、 単位面積あたりの端子面積が大きな半導体装置を採用しても接続不良 が生じにくくなる。
また、 この金属接合として、 鉛フリー化、 短タク ト化を実現する観点から、 金 と錫の合金でなされることが好ましい。
これらの構造を実現するのに、 端子上に金バンプが形成された 0 . 5 mm角よ りも小さい半導体装置と、 該銅箔上に錫メツキがなされたアンテナとを用いるよ うにすると、 高価な金の使用量を抑えることができるので、 好ましい。
本発明の他の目的、 特徴及び利点は添付図面に関する以下の本発明の実施例の 記載から明らかになるであろう。
以下、 本発明の R F I Dタグを、 図を用いて説明する。
図面の簡単な説明
図 1は、 R F I Dタグの上面図及び断面図であり、
図 2は、 半導体装置とアンテナとの接合部の拡大透過図であり、
図 3は、 R F I Dタグの接続抵抗値に関する特性を示す図であり、
図 4は、 A C F方式を採用した実装構造であり、
図 5は、 A C F方式で接合した場合の R F I Dタグの接続抵抗値に関する特性 を示す図であり、
図 6は、 A C F方式と金と錫の金属接合方式との接続不良率を示す図であり、 および
図 7は、 アンダーフィルがあった場合となかつた場合の強度を示す図である。 発明を実施するための最良の形態
(実施例 1 ) 図 1に R F I Dタグの上面図及び断面図を、 図 2に半導体装置とアンテナとの 接合部の拡大透過図を示す。
本態様の R F I Dタグは、 図 1に示すように、 アンテナに、 I D発信機能を備 えたフリツプチップ方式で実装された半導体装置で、 タグ全体で 0 . 1 3 mmの 厚みがある。
また、 半導体装置は、 厚みが 0 . 0 6 mmとなるようにバックグラインドされ ており、 0 . 5 mm角の外形をしている。 また、 半導体装置内部の集積回路と直 接配線で接続されている 2つの入出力端子と半導体装置内の集積回路に直接され ていない 2つの接続用端子の計 4つの端子が、 半導体装置の重心を中心として 9 0 ° づっずれて入出力端子、 接続用端子、 入出力端子、 接続用端子の順に形成 されている （入出力端子同士及び接続用端子同士が対向配置） 。 また、 この半導 体装置は、 2 . 4 5 G H z帯のマイクロ波をアンテナで受信し、 そのマイクロ波 力 ら生じる自己整流を電力源として動作する半導体装置で、 かかるマイクロ波の 信号を受け取つたことをトリガとして、 内臓している記憶装置に格納された 1 2 8ビットのデータを送信信号に変換してアンテナに送り返す機能を備えている。 また、 アンテナは、 ポリイミ ドテープ上の外縁に若干すき間を開けた 5 6 mm の長さの銅箔が形成され、 半導体装置が実装されるアンテナの端部には、 錫のメ ツキ膜が形成されている。
この半導体装置の全端子とアンテナの銅箔とが金と錫の合金で接合されている。 また、 半導体装置の側面及び下面と銅箔との間にはアンダーフィルが配置され ている。
なお、 接続用端子は接合のバランスを確保するために設けたので、 2つの入出 力端子と 1つの接続用端子を備えているだけでもよレ、。
この構造は、 次の工程により製造することができる。
工程 1 ：樹脂フィルムであるポリイミ ドフィルム （ポリイミ ドテープ） の一つの 主平面上に、 銅箔を接着剤で接着することでアンテナを形成する。 接着した銅箔 の上に錫をメツキして、 接続パッド （接続電極） とする。
工程 2 ··次に、 半導体装置の全端子上に金バンプを形成する。
工程 3 ：工程 1でメツキした錫が最上層になるようにアンテナを固定する。 さら に、 工程 2で形成した金バンプとアンテナの錫が対面するように半導体装置の端 子面を下方に向けて、 アンテナと半導体装置の位置合わせを行う。
工程 4 ：非端子面である半導体装置の上方から下方へ 2 0 O M P aの圧力で加圧 するとともに、 1 5 0 °〇で1 . 5秒加熱することで仮固定する。
工程 5 ： さらに、 精度の高い位置合わせを行い、 2 0 O M P aの圧力で加圧する とともに、 2 8 0 °Cで 3秒加熱する。 この加熱により錫が金に拡散するので、 半 導体装置の端子とァンテナの銅箔とが金錫合金による金属接合となる。
工程 6 ：半導体装置の下方にアンダーフィルを形成する。
次に、 本態様の R F I Dタグの接続抵抗値に関する特性について図 3を用いて 説明する。
上記製造方法で製造した R F I Dタグは図 3の （a ) の特性を示す。
8 5 °C 8 5 % R Hの高温高湿試験の結果、 3 5 0サイクル程度で 1 0 m Ω程度 の接続抵抗しか生じなかった。 1 0 Ο πι Ω程度で送信特性に影響を与えることが わかっているので、 かかる特性は良好な接続抵抗といえる。
一 5 0 °C〜 1 2 5 °C、 各 3 0分の温度サイクル試験の結果、 3 5 0サイクルで 2 Ο πι Ω以下の接続抵抗し力発生しなかったので、 高温高湿試験の結果と同様に、 良好な接続抵抗であるといえる。
上記製造工程 4における仮固定の温度を 2 2 5 °Cにした場合について、 温度サ ィクル試験をやった場合でも、 4 3 0サイクルで 1 Ο ιη Ω程度しか生じていない ので、 仮固定の温度を 1 5 0 °Cとした場合と同様に、 良好な接続抵抗とすること ができた。
このように、 本態様の R F I Dタグは、 0 . 5 mm角以下の半導体装置とアン テナとの接合に金属接合を採用しているので、 所望の接続不良の発生を低減でき ている。
また、 本構造では接合する金属として、 錫と金の合金を用いている。 このよう に構成すると、 鉛フリーの R F I Dタグを実現することができるだけでなく、 挟 ピッチにしても、 短タク トで接続信頼性を高めることができるようになつている。 また、 このような接続方法を入出力端子と接続端子のどちらかに採用しても効 果を得ることができるが、 双方の端子に採用することで、 一括リフローが可能に なっている。
また、 入出力端子は、 双方同じ機能であるため、 半導体装置の対角に対向する ように配置することにより、 1 8 0度逆向きに接合することができるようになる c また、 アンテナの錫メツキを 2端子分つまり、 入出力端子 1つと接続用端子 1 つの 2つを 1つの接続端子で接合する構造とすることにより、 多少の回転ずれで も接続不良とならない構造とすることができるようになる。 また、 この構造では 9 0度、 2 7 0度に回転させても、 接合することが可能になるので、 さらに接合 を容易にすることができる。
図 7にアンダーフィルがあった場合となかった場合の強度の差を示す。
上記のように、 本実施例の半導体装置は、 バックグラインドを行うことにより、 厚みを薄くしている。 このバックグラインドにより、 半導体装置には小さなマイ クロクラックが生じている。 かかる構造にアンダーフィルを形成すると、 アンダ 一フィルがない場合に比べて外部からの点圧破壊に 2倍以上強くなることがわか る。
(比較例）
次に、 比較例として接触接合方式である A C F方式で実装した場合について説 明する。
図 4に A C F方式を採用した場合の実装方式を示す。
透明なポリエチレンテレフタラートフィルム （以下、 P E Tフィルム） 上に長 さ 5 6 mmの銅箔を接着してアンテナを形成する。
接着した銅箔上に A C Fを仮圧著する。
半導体装置に金バンプを形成し、 その金バンプと A C Fが対向するように半導 体装置とアンテナを配置し、 仮固定する。
さらに、 精度の高い位置合わせを再度行って、 加圧加熱する。 この加圧加熱に より A C Fが硬化して金バンプと銅箔を直接接続する。
図 4の方法で製造した A C F方式で接合した場合の高温高湿試験 （ 8 5 °C 8 5 % R H) の結果を図 5に示す。
0 . 3 mm角の半導体装置を実装した場合、 2 5時間で数百 πι Ωの接続抵抗が 発生している。 また、 0 . 5 mm角の半導体装置を実装した場合でも、 1 0 0時間経過時には、 数百 πι Ω以上の接続抵抗が生じる。 このように、 0 . 5 mm角以下の半導体装置 の実装に A C F方式を用いた場合、 従来の半導体装置では生じなかった接続抵抗 の顧著な増加が生じてしまう。
通常の半導体装置は端子のない領域も多いので、 端子数が多くても端子あたり の A C Fの面積を十分に確保でき、 所望の接続安定性を得ることが出来ているが、 本態様のような R F I Dタグを構成する 0 . 5 mm以下角の半導体装置では端子 面積が装置面積に対して非常に大きくなるため、 端子あたりの A C Fの接着能力 (熱収縮力 +硬化収縮力） が低下することになり、 銅箔との接続安定性が低下し てしまうからであると考えられる。
図 6に A C F方式と金と錫の金属接合方式との接 不良率を対比する。
A C F方式を採用した R F I Dタグは、 1時間も経たない内に接続不良が発生 し始め、 5 0時間までに約 8 5 %が不良となった。
一方、 金錫接続方式では 1 3 0 0時間経過後も不良率 1。/。以下の良好な接続を 維持することができた。
本発明によれば、 接続不良の少ない R F I Dタグを提供することができる。 上記記載は実施例についてなされたが、 本発明はそれに限らず、 本発明の精神 と添付の請求の範囲の範囲内で種々の変更および修正をすることができることは 当業者に明らかである。

Claims

請 求 の 範 囲
1. 金属製のアンテナと、 該アンテナに端子が接合された半導体装置とを備え た R F I Dタグであって、
0 . 5 mm角よりも小さい半導体装置が金属接合で該アンテナに接合されてい ることを特徴とする R F 1 Dタグ。
2. 請求項 1において、
前記金属接合は金と錫の合金でなされていることを特徴とする R F I Dタグ。
3. 高分子フィルム上に銅箔が接着されているアンテナと該銅箔に端子が接合 されている半導体装置を有する R F I Dタグであって、
端子上に金バンプが形成された 0 . 5 mm角よりも小さい半導体装置と、 該銅 箔上に錫メツキがなされたアンテナとが用いられていることを特徴とする R F I Dタグ。
4. 請求項 1から 3のいずれかにおいて、
前記端子は入出力端子を含むことを特徴とする R F I Dタグ。
5. 請求項 4において、
前記端子は接続端子を含むことを特徴とする R F I Dタグ。
6. アンテナと、 該アンテナに接続されている 2つの入出力端子を備えた半導 体装置と、 を有する R F I Dタグにおいて、
前記半導体装置は、 前記入出力端子が半導体装置の対角する位置に設けた半導 体装置であることを特徴とする R F I Dタグ。
7. 請求項 6において、
前記半導体装置は、 もう一方の対角する位置に設けられた 2つの接続用端子を 備えていることを特徴とする R F I Dタグ。
8. 請求項 7において、
前記アンテナは接続端子を 2つ備え、
該ァンテナの 1つの接続端子と前記半導体装置の隣接する 2つの端子とが接合 されていることを特徴とする R F I Dタグ。
PCT/JP2003/011267 2002-09-04 2003-09-03 Rfidタグ WO2004023392A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP03794211A EP1536373A1 (en) 2002-09-04 2003-09-03 Rfid tag
US10/513,995 US20060086805A1 (en) 2002-09-04 2003-09-03 Rfid tag
AU2003261913A AU2003261913A1 (en) 2002-09-04 2003-09-03 Rfid tag

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002258391A JP2004094839A (ja) 2002-09-04 2002-09-04 Ｒｆｉｄタグ
JP2002-258391 2002-09-04

Publications (1)

Publication Number Publication Date
WO2004023392A1 true WO2004023392A1 (ja) 2004-03-18

Family

ID=31973028

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2003/011267 WO2004023392A1 (ja) 2002-09-04 2003-09-03 Rfidタグ

Country Status (7)

Country Link
US (1) US20060086805A1 (ja)
EP (1) EP1536373A1 (ja)
JP (1) JP2004094839A (ja)
KR (1) KR100705529B1 (ja)
CN (1) CN1653484A (ja)
AU (1) AU2003261913A1 (ja)
WO (1) WO2004023392A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11213773B2 (en) 2017-03-06 2022-01-04 Cummins Filtration Ip, Inc. Genuine filter recognition with filter monitoring system

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4567988B2 (ja) * 2004-02-05 2010-10-27 株式会社日立製作所 紙状ｒｆｉｄタグおよびその製造方法
JP2006252050A (ja) * 2005-03-09 2006-09-21 Matsushita Electric Ind Co Ltd Ｉｃカードモジュール
US7635014B2 (en) * 2005-11-11 2009-12-22 Semiconductor Energy Laboratory Co., Ltd. Method for pressure bonding and method for manufacturing semiconductor device
JP4992465B2 (ja) 2007-02-22 2012-08-08 富士通株式会社 Ｒｆｉｄタグおよびｒｆｉｄタグの製造方法
US7651882B1 (en) * 2007-08-09 2010-01-26 Impinj, Inc. RFID tag circuit die with shielding layer to control I/O bump flow
US8059478B2 (en) * 2008-12-04 2011-11-15 Kovio, Inc. Low cost testing and sorting for integrated circuits

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000200328A (ja) * 1998-10-01 2000-07-18 Hitachi Maxell Ltd 半導体装置
JP2001084343A (ja) * 1999-09-16 2001-03-30 Toshiba Corp 非接触ｉｃカード及びｉｃカード通信システム
JP2001127425A (ja) * 1999-10-28 2001-05-11 Seiko Epson Corp 配線基板及びその接合方法、実装部品の実装及び接合方法、電子部品、回路基板並びに電子機器
JP2002016195A (ja) * 2000-06-29 2002-01-18 Hitachi Cable Ltd 半導体装置及び製造方法及び電子装置
JP2003258528A (ja) * 2002-02-27 2003-09-12 Toppan Forms Co Ltd Ｉｃチップ実装体

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0677844B2 (ja) * 1987-10-03 1994-10-05 好高 青山 部品供給装置
US5528222A (en) * 1994-09-09 1996-06-18 International Business Machines Corporation Radio frequency circuit and memory in thin flexible package
US6154137A (en) * 1998-06-08 2000-11-28 3M Innovative Properties Company Identification tag with enhanced security
JP4159431B2 (ja) * 2002-11-15 2008-10-01 株式会社ルネサステクノロジ 半導体装置の製造方法
JP4438558B2 (ja) * 2003-11-12 2010-03-24 株式会社日立製作所 Ｒｆｉｄタグの製造方法
JP4567988B2 (ja) * 2004-02-05 2010-10-27 株式会社日立製作所 紙状ｒｆｉｄタグおよびその製造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000200328A (ja) * 1998-10-01 2000-07-18 Hitachi Maxell Ltd 半導体装置
JP2001084343A (ja) * 1999-09-16 2001-03-30 Toshiba Corp 非接触ｉｃカード及びｉｃカード通信システム
JP2001127425A (ja) * 1999-10-28 2001-05-11 Seiko Epson Corp 配線基板及びその接合方法、実装部品の実装及び接合方法、電子部品、回路基板並びに電子機器
JP2002016195A (ja) * 2000-06-29 2002-01-18 Hitachi Cable Ltd 半導体装置及び製造方法及び電子装置
JP2003258528A (ja) * 2002-02-27 2003-09-12 Toppan Forms Co Ltd Ｉｃチップ実装体

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11213773B2 (en) 2017-03-06 2022-01-04 Cummins Filtration Ip, Inc. Genuine filter recognition with filter monitoring system

Also Published As

Publication number Publication date
EP1536373A1 (en) 2005-06-01
KR100705529B1 (ko) 2007-04-10
JP2004094839A (ja) 2004-03-25
KR20050025181A (ko) 2005-03-11
AU2003261913A1 (en) 2004-03-29
CN1653484A (zh) 2005-08-10
US20060086805A1 (en) 2006-04-27

Similar Documents

Publication Publication Date Title
JP2004362602A (ja) Ｒｆｉｄタグ
US6252301B1 (en) Compliant semiconductor chip assemblies and methods of making same
JP5657908B2 (ja) インターポーザ基板アセンブリ、電子デバイス・アセンブリ及びこれの製造方法
JP2000137785A (ja) 非接触型ｉｃカードの製造方法および非接触型ｉｃカード
WO2000045431A1 (en) Method of packaging semiconductor device using anisotropic conductive adhesive
US20020084522A1 (en) Semiconductor device using interposer substrate and manufacturing method therefor
TW200532751A (en) Semiconductor device and multilayer substrate therefor
KR20160128536A (ko) 고정된 도전볼 폴리머 필름층을 포함한 이방성 전도 필름 및 그 제조방법
WO2004023392A1 (ja) Rfidタグ
KR101776584B1 (ko) 고정된 도전볼 폴리머 필름층을 포함한 이방성 전도 필름 및 그 제조방법
TW497238B (en) Semiconductor device
JP2000243864A (ja) 半導体装置及びその製造方法、回路基板並びに電子機器
JP2004363566A (ja) 電子部品実装体及びその製造方法
JP2003318322A (ja) インターポーザ基板およびその製造方法、ならびに半導体装置およびその製造方法
JP4635836B2 (ja) シート状電子回路モジュール
JP2000307055A (ja) 半導体装置及びその製造方法、回路基板並びに電子機器
JP4243077B2 (ja) 半導体装置およびその製造方法
KR100614564B1 (ko) 언더필 수지와 초음파를 이용한 칩 범프 및 기판 패드의접합방법
JP2004006705A (ja) 半導体装置の実装構造および回路基板
Palm et al. The evaluation of different base materials for high density flip chip on flex applications
JP3419398B2 (ja) 半導体装置の製造方法
JP2002134558A (ja) 半導体装置及びその製造方法
JP2002170848A (ja) 回路基板
JP3337922B2 (ja) 半導体装置及びその製造方法
JP2004165659A (ja) 電極の接続方法および該方法で得た電極の接続構造

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU BR CA CN ID IL IN KR PH RU SG US VN ZA

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003794211

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020047018185

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 20038107368

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 1020047018185

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003794211

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2006086805

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10513995

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10513995

Country of ref document: US

WWW Wipo information: withdrawn in national office

Ref document number: 2003794211

Country of ref document: EP