WO2002068972A1 - Procede de fabrication de modele de circuit equivalent d'un element passif, simulateur et support de stockage - Google Patents
Procede de fabrication de modele de circuit equivalent d'un element passif, simulateur et support de stockage Download PDFInfo
- Publication number
- WO2002068972A1 WO2002068972A1 PCT/JP2002/001444 JP0201444W WO02068972A1 WO 2002068972 A1 WO2002068972 A1 WO 2002068972A1 JP 0201444 W JP0201444 W JP 0201444W WO 02068972 A1 WO02068972 A1 WO 02068972A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- impedance
- equivalent circuit
- frequency
- stage
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
Definitions
- the present invention relates to a method for deriving an equivalent circuit model of a passive element, and more specifically, a method of deriving an equivalent circuit model capable of performing simulation in the time domain by a common procedure independent of the type of the passive element, and a simulator. , And a storage medium.
- circuit simulations are performed to predict the electrical characteristics of electronic circuits using circuit simulations composed of computers and software.
- Typical software is SPICE (Simulation Program with Integrated Circuit Emphas is) developed at California University.
- circuit simulation an equivalent circuit model that describes the electrical characteristics of semiconductor elements such as transistors, FETs, and diodes, and passive elements such as resistors, capacitors, and inductors is required. Also, since the accuracy of circuit simulation is greatly affected by the accuracy of the equivalent circuit model, it is important to provide highly accurate equivalent circuit models of these circuit elements. As shown in FIG.
- the derivation method is as follows: The impedance z (f n )-for each sample frequency f, f N (f! ⁇ F N )
- FIG. 1 is a flowchart of a method for deriving an equivalent circuit model of a capacitor according to an embodiment of the present invention.
- FIG. 2A is a circuit diagram of an RC ladder, which is an equivalent circuit model of the capacitor according to the embodiment.
- FIG. 2B is a circuit diagram of an R L ladder which is an equivalent circuit model of the capacitor according to the embodiment.
- FIG. 2C is a circuit diagram of an RCL ladder which is an equivalent circuit model of the capacitor according to the embodiment.
- 3A to 3E are RC circuit diagrams which are other equivalent circuit models of the capacitor.
- 3L to 3P are RL circuit diagrams showing other equivalent circuit models of the capacitor.
- FIG. 4 is a flowchart of a method for determining the circuit constant vector of the ladder circuit shown in FIGS. 2A to 2C.
- FIG. 5A shows an equivalent circuit model of the tantalum solid electrolytic capacitor in the present embodiment.
- FIG. 5B shows how the real part of the impedance of the tantalum solid electrolytic capacitor of the present embodiment is reproduced.
- FIG. 5C shows a reproduction result of the capacitance of the tantalum solid electrolytic capacitor in the present embodiment.
- Figure 6A shows a three-element model that is an equivalent circuit model of a tantalum solid electrolytic capacitor in the conventional method.
- FIG. 6B shows a five-element model according to the conventional method.
- Figure 6C shows the results of reproducing the real part of the impedance of a tantalum solid electrolytic capacitor in the conventional method.
- Fig. 6D shows the results of reproducing the capacity of the tantalum solid electrolytic capacitor in the conventional method.
- FIG. 1 is a flowchart of a process of a method for deriving an equivalent circuit model of a capacitor according to the present embodiment.
- the impedance is input as a sample value of the frequency shown in Equation 1 below (step 11).
- a circuit that can be simulated in the time domain using resistance (R), capacitance (C), and inductance (L) that does not depend on frequency consists of an RC circuit consisting of resistance and capacitance, and a resistor and inductance
- One of an RL circuit and an RCL circuit formed by connecting the RC circuit and the RL circuit in series is formed as an equivalent circuit model (step 12).
- the evaluation function shown in Equation 3 is set using Equations 1 and 2 described later (Step 13).
- the circuit constant vector is determined by minimizing Equation 3 (Step 14).
- FIG. 2A to 2C show circuit forms of an equivalent circuit model of a capacitor in the present embodiment.
- Figure 2A shows a single-stage RC ladder circuit in which a first resistor R c (l) and a first capacitance C (1) are connected in series, a second resistor R c (2) and a second resistor R c (2).
- 2-stage RC ladder circuit 2 of the capacitance C (2) is connected in parallel before the series circuit connected in series
- first capacitance C (1) also properly it was formed in the same manner, N C-stage RC ladder ( NE is a natural number).
- Figure 2 B is 1-stage first resistor RI) and the first inductance L (1) are connected in series RL ladder, the second resistor R L (2) and the second inductance L (2) is A two-stage RL ladder circuit in which a series-connected series circuit is connected in parallel with the first inductance L (1), or an NL-stage RL ladder circuit (NL is a natural number) similarly formed.
- Figure 2 C shows the N and C-stage RC ladder once path, the NL stage RL ladder circuit formed by series connection (! ⁇ +! ⁇ Stage Ji L ladder.
- the equivalent circuit model of the capacitor includes the circuit types shown in Figs. 2A to 2C and the R types shown in Figs. 3A to 3E. Any one of a circuit, an RL circuit shown in FIGS. 3L to 3P, and an RCL circuit formed by series connection of the RC circuit and the RL circuit (not shown) can be used. However, in that case, it is necessary to determine the circuit constant by a method suitable for each circuit.
- FIG. 4 is a flowchart of a method of determining a circuit constant vector of the ladder circuit shown in FIGS. 2A to 2C in the present embodiment, and corresponds to step 14 in FIG. The circuit constants of the RC circuits in FIGS.
- the equal distribution ratio of the circuit constants is determined by minimizing Equation 4 described later (Step 42). Using the circuit constants distributed at the equal distribution ratio determined in step 42 as initial values, minimize the equation 4 to find the circuit constant vector (step 43).
- the circuit constants of the RL circuits in FIGS. 2A to 2C are equally distributed according to equations 8 to 11 described later (step 44).
- the equivalent distribution ratio of the circuit constants is determined by minimizing Equation 5 described later (Step 45).
- the evaluation function shown in Equation 3 is set (Step 47).
- the RC circuit formed in Steps 41 to 43 and the RL circuit formed in Steps 44 to 46 are connected in series to form an RCL circuit (Step 48).
- the circuit constant vector of the RCL circuit is determined by minimizing Equation 3 (Step 49).
- N c 5 and ⁇ ⁇ ⁇ , but the present invention is not limited to this, and may be different from N c .
- N c 5 and ⁇ ⁇ ⁇
- the present invention is not limited to this, and may be different from N c .
- N c 5 and ⁇ ⁇ ⁇
- R c (k + l) a c R c (k)
- the circuit constants of the five-stage RC ladder circuit are equally distributed (step 41).
- the capacitance in the low frequency region is 66.5 F from Fig. 5C. n, 0.018 ⁇ 10- 3
- Circuit constants are determined by minimizing ⁇ ⁇ ) (step 43). Table 1 shows the determined circuit constants.
- the circuit constants of the five-stage RL ladder circuit are equally distributed (step 44).
- the capacitance in the high frequency region is 1.14 ⁇ from Fig. 5C.
- step 4 6 of the 4 f the evaluation function set in step 3 13 is used as the initial value with the circuit constant given by Q! L and
- Table 2 shows the circuit constants determined by minimizing.
- the unit is ⁇ for RL (k) and ⁇ for L (k)
- Step 4 Connect the 5-stage RC ladder circuit obtained in steps 1 to 43 and the 5-stage RL ladder circuit obtained in steps 44 to 46 in series to form a 10-stage RCL ladder circuit (step 48).
- Step 4 Set the circuit constant of the 10-stage RCL ladder circuit formed in step 8 to the evaluation function set in step 47.
- Fig. 5A shows the equivalent circuit model derived above
- Fig. 5B shows the result of reproducing the real part of the impedance
- Fig. 5C shows the result of reproducing the capacitance.
- the accuracy of impedance reproduction by the equivalent circuit model is high, with a relative error of less than 10% at all sampling frequency points.
- the sample frequency at which the real part R (f n ) of the impedance takes the minimum value R 0 is f m ( ⁇ f f when it is n), forming a RCL circuit as an equivalent circuit model, instead of the evaluation function number in step 1 3 shown in formula 3, the evaluation function of the low-frequency region ff n ⁇ f m,
- the real part R (f n ) of the impedance is the minimum value R.
- an RC circuit is formed as an equivalent circuit model, and instead of the evaluation function in step 13, the evaluation function in the full frequency domain f ⁇ f n ⁇ f N to
- RC circuit and the resistor xR. are connected in series to form an RC circuit. .
- the real part R (f n ) of the impedance is the minimum value R.
- the RL circuit is formed as an equivalent circuit model, and instead of the evaluation function of the third step, evaluation of the entire frequency domain fi ⁇ f n ⁇ f N Function
- Embodiment 2 A one-stage RC ladder circuit in which the first resistor and the first capacitance are connected in series, a series circuit in which the second resistor and the second capacitance are connected in series A two-stage RC ladder circuit connected in parallel to the first capacitance capacitance, or an N c -stage RC ladder circuit (N c is a natural number) formed in the same manner;
- a one-stage RL ladder circuit in which a first resistor and a first inductance are connected in series, and a series circuit in which a second resistor and a second inductance are connected in series to the first inductance. It can include a step of minimizing either a two-stage RL ladder circuit connected in parallel, or a similarly formed NL-stage RL ladder circuit (NL is a natural number).
- a (P) is a one-stage RC ladder circuit in which a first resistor and a first capacitance are connected in series, and a series circuit in which a second resistor and a second capacitance are connected in series.
- 2-stage RC ladder circuit connected in parallel to the capacitance, if Ku was formed in the same manner, N E stage RC ladder first circuit (N ⁇ ; is a natural number) may include step to minimize either the.
- a one-stage RL ladder in which a first resistance and a first inductance are connected in series; a series circuit in which a second resistance and a second inductance are connected in series; It can include the steps of minimizing either the two-stage RL ladder circuit or the similarly formed NL -stage RL ladder circuit ( ⁇ ⁇ is a natural number).
- the above embodiments can be implemented in combination with each other.
- the number of stages of the RC ladder circuit and the RL ladder circuit can be freely set.
- the method for deriving an equivalent circuit model of a capacitor according to the present invention and a circuit simulation using the equivalent circuit model enable accurate prediction of the operation of a circuit including a capacitor, thereby improving the efficiency of electronic circuit design. Can be achieved. Further, the method of the present invention is applicable not only to capacitors but also to passive components such as resistance inductors.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Measurement Of Resistance Or Impedance (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/258,700 US7266485B2 (en) | 2001-02-27 | 2002-02-20 | Method for making equivalent circuit model of passive element, simulator, and storage medium |
EP02700608A EP1312928A4 (en) | 2001-02-27 | 2002-02-20 | METHOD FOR PRODUCING A REPLACEMENT CIRCUIT MODEL OF A PASSIVE ELEMENT, SIMULATOR AND STORAGE MEDIUM |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001-051801 | 2001-02-27 | ||
JP2001051801A JP4507421B2 (ja) | 2001-02-27 | 2001-02-27 | 受動素子の等価回路モデル導出方法、シミュレータ、及び記憶媒体 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002068972A1 true WO2002068972A1 (fr) | 2002-09-06 |
Family
ID=18912531
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2002/001444 WO2002068972A1 (fr) | 2001-02-27 | 2002-02-20 | Procede de fabrication de modele de circuit equivalent d'un element passif, simulateur et support de stockage |
Country Status (5)
Country | Link |
---|---|
US (1) | US7266485B2 (ja) |
EP (1) | EP1312928A4 (ja) |
JP (1) | JP4507421B2 (ja) |
TW (1) | TW544604B (ja) |
WO (1) | WO2002068972A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104246777A (zh) * | 2012-04-04 | 2014-12-24 | 株式会社村田制作所 | 电容器的等效电路模型的导出方法 |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4511272B2 (ja) * | 2004-07-28 | 2010-07-28 | 三洋電機株式会社 | 蓄電素子の等価回路モデルを記録した記録媒体、導出プログラム、その記録媒体、導出装置、シミュレーションプログラム、その記録媒体、シミュレーション装置、設計方法、良否判断方法および良否判断装置 |
JP4383251B2 (ja) * | 2004-05-26 | 2009-12-16 | 三洋電機株式会社 | 蓄電素子の等価回路モデルを記録した記録媒体、導出プログラム、その記録媒体、導出装置、シミュレーションプログラム、その記録媒体、シミュレーション装置、設計方法、良否判断方法および良否判断装置。 |
CN100401306C (zh) * | 2005-12-05 | 2008-07-09 | 华为技术有限公司 | 一种电容等效模型的建模装置和方法 |
JP5121757B2 (ja) * | 2009-03-02 | 2013-01-16 | 太陽誘電株式会社 | 積層チップインダクタの等価回路モデルの回路定数解析方法及び回路シミュレーション方法 |
KR101158194B1 (ko) | 2010-04-01 | 2012-06-19 | 한양대학교 산학협력단 | 적층형 세라믹 캐패시터의 모델링 방법 |
JP5475563B2 (ja) | 2010-06-15 | 2014-04-16 | 太陽誘電株式会社 | 積層チップコンデンサの回路定数解析プログラム及び回路定数解析装置 |
US8587628B2 (en) * | 2010-08-30 | 2013-11-19 | Oki Data Corporation | Driver apparatus, print head, and image forming apparatus |
CN103282904B (zh) | 2010-12-29 | 2016-01-20 | 株式会社村田制作所 | 等效电路模型,程序以及存储介质 |
KR101616037B1 (ko) | 2013-05-14 | 2016-04-27 | 가부시키가이샤 무라타 세이사쿠쇼 | 콘덴서의 시뮬레이션 방법 및 콘덴서의 비선형 등가 회로 모델 |
KR101616036B1 (ko) | 2013-05-14 | 2016-04-27 | 가부시키가이샤 무라타 세이사쿠쇼 | 인덕터의 시뮬레이션 방법 및 인덕터의 비선형 등가 회로 모델 |
JP5999266B2 (ja) | 2013-07-29 | 2016-09-28 | 株式会社村田製作所 | 印加交流電圧を考慮したコンデンサの静電容量値決定方法およびプログラム |
JP6361171B2 (ja) * | 2014-03-05 | 2018-07-25 | Tdk株式会社 | 等価回路 |
KR20240034846A (ko) | 2021-09-06 | 2024-03-14 | 가부시키가이샤 무라타 세이사쿠쇼 | 다단자 커패시터의 등가회로 모델 작성 방법, 등가회로 모델 작성 프로그램, 등가회로 모델 작성 프로그램을 기억한 기억 매체, 시뮬레이션 방법 및 시뮬레이션 장치 |
WO2023032786A1 (ja) * | 2021-09-06 | 2023-03-09 | 株式会社村田製作所 | 多端子キャパシタの等価回路モデル作成方法、等価回路モデル作成プログラム、等価回路モデル作成プログラムを記憶した記憶媒体、シミュレーション方法およびシミュレーション装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63204162A (ja) * | 1987-02-18 | 1988-08-23 | Mitsubishi Electric Corp | 等価モデル定数の自動決定装置 |
JPH04307663A (ja) * | 1991-04-04 | 1992-10-29 | Matsushita Electric Ind Co Ltd | 演算方法 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2965859A (en) * | 1959-02-27 | 1960-12-20 | Bell Telephone Labor Inc | Simulation network |
TW384577B (en) * | 1997-12-19 | 2000-03-11 | Hon Hai Prec Industies Co Ltd | Measurement method for equivalent circuits |
US6321169B1 (en) * | 1998-02-27 | 2001-11-20 | Taiyo Yuden Co., Ltd. | Equivalent circuit of inductance element, method of analyzing circuit constants, simulator, and record media |
-
2001
- 2001-02-27 JP JP2001051801A patent/JP4507421B2/ja not_active Expired - Fee Related
-
2002
- 2002-02-20 WO PCT/JP2002/001444 patent/WO2002068972A1/ja active Application Filing
- 2002-02-20 US US10/258,700 patent/US7266485B2/en not_active Expired - Lifetime
- 2002-02-20 EP EP02700608A patent/EP1312928A4/en not_active Withdrawn
- 2002-02-26 TW TW091103458A patent/TW544604B/zh not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63204162A (ja) * | 1987-02-18 | 1988-08-23 | Mitsubishi Electric Corp | 等価モデル定数の自動決定装置 |
JPH04307663A (ja) * | 1991-04-04 | 1992-10-29 | Matsushita Electric Ind Co Ltd | 演算方法 |
Non-Patent Citations (4)
Title |
---|
"Intusoft Newsletter", PERSONAL COMPUTER CIRCUIT & SYSTEM DESIGN TOOLS, pages 45 |
MAESHIMA HIROYUKI ET AL.: "Condenser no koseido taka kairo model", THE INSTITUTE OF ELECTRONICS, INFORMATION AND COMMUNICATION ENGINEERS, SOGO TAIKAI KOEN RONBUNSHU, vol. 2000, no. 5, 7 March 2000 (2000-03-07), pages 16, XP002952495 * |
PRYMAK J D: "CARTS '95/15TH CAPACITOR AND RESISTOR TECHNOLOGY SYMPOSIUM; MARCH 15-19, 1995, SAN DIEGO; CLAIFORNIA", 1 January 1995, COMPONENTS TECHNOLOGY INSTITUTE; INC, article "SPICE modeling of capacitors", pages: 39 - 46 |
See also references of EP1312928A4 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104246777A (zh) * | 2012-04-04 | 2014-12-24 | 株式会社村田制作所 | 电容器的等效电路模型的导出方法 |
Also Published As
Publication number | Publication date |
---|---|
EP1312928A4 (en) | 2009-06-17 |
US20030173979A1 (en) | 2003-09-18 |
TW544604B (en) | 2003-08-01 |
JP2002259482A (ja) | 2002-09-13 |
US7266485B2 (en) | 2007-09-04 |
EP1312928A1 (en) | 2003-05-21 |
JP4507421B2 (ja) | 2010-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2002068972A1 (fr) | Procede de fabrication de modele de circuit equivalent d'un element passif, simulateur et support de stockage | |
CN110232207B (zh) | 一种基于人工神经网络的电磁干扰滤波器设计方法 | |
US8453092B2 (en) | T-coil network design for improved bandwidth and electrostatic discharge immunity | |
CN103282904B (zh) | 等效电路模型,程序以及存储介质 | |
JP4445029B2 (ja) | 複数の領域に高周波回路を設計するプロセス | |
EP2835749B1 (en) | Method for deriving capacitor equivalent circuit model | |
US7596771B2 (en) | Distributed element generator, method of generating distributed elements and an electronic design automation tool employing the same | |
Yildiz et al. | Variance-based iterative model order reduction of equivalent circuits for EMC analysis | |
US7619502B2 (en) | Potentiometer system and method | |
CN115544933A (zh) | 一种电容器等效电路建模方法 | |
JP6604802B2 (ja) | 半導体集積回路の設計支援装置、半導体集積回路の不要輻射の対策方法、コンピュータプログラム | |
Oliveira et al. | An efficient time-domain simulation method for multirate RF nonlinear circuits | |
US20110224964A1 (en) | Simulation device, simulation method, and recording medium storing program | |
JP2005339157A (ja) | 蓄電素子の等価回路モデルを記録した記録媒体、導出プログラム、その記録媒体、導出装置、シミュレーションプログラム、その記録媒体、シミュレーション装置、設計方法、良否判断方法および良否判断装置。 | |
US20020133793A1 (en) | Method for the determining of resistances and capacitances of a circuit diagram, that represents an electrical circuit | |
JP4511272B2 (ja) | 蓄電素子の等価回路モデルを記録した記録媒体、導出プログラム、その記録媒体、導出装置、シミュレーションプログラム、その記録媒体、シミュレーション装置、設計方法、良否判断方法および良否判断装置 | |
Prymak et al. | Capacitor EDA models with compensations for frequency, temperature, and DC bias | |
JP4588589B2 (ja) | 回路基板の設計方法および設計支援装置 | |
JPWO2007108107A1 (ja) | 受動素子設計プログラム、設計装置、および設計方法 | |
US6873922B2 (en) | Transient response analysis program of capacitor, recording medium, method of analysis, and simulator | |
JP2005100171A (ja) | 対策済回路図作成装置、電子回路基板設計装置、対策済回路図作成方法、対策済回路図作成プログラム、および該プログラムを記録した記録媒体 | |
Signorini et al. | Enhanced Mpilog macromodels for Signal and Power Integrity Simulations | |
US9805157B1 (en) | Decoupling capacitor analysis techniques | |
JPH09325982A (ja) | 回路シミュレーション装置 | |
Elco | SPICE models with frequency dependent conductor and dielectric losses |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
REEP | Request for entry into the european phase |
Ref document number: 2002700608 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002700608 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 10258700 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2002700608 Country of ref document: EP |