US6249169B1 - Transistor output circuit - Google Patents

Transistor output circuit Download PDF

Info

Publication number
US6249169B1
US6249169B1 US09/221,989 US22198998A US6249169B1 US 6249169 B1 US6249169 B1 US 6249169B1 US 22198998 A US22198998 A US 22198998A US 6249169 B1 US6249169 B1 US 6249169B1
Authority
US
United States
Prior art keywords
power supply
potential power
circuit
voltage
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/221,989
Other languages
English (en)
Inventor
Koji Okada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Monterey Research LLC
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OKADA, KOJI
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of US6249169B1 publication Critical patent/US6249169B1/en
Assigned to FUJITSU MICROELECTRONICS LIMITED reassignment FUJITSU MICROELECTRONICS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Assigned to FUJITSU SEMICONDUCTOR LIMITED reassignment FUJITSU SEMICONDUCTOR LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU MICROELECTRONICS LIMITED
Assigned to SPANSION LLC reassignment SPANSION LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU SEMICONDUCTOR LIMITED
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CYPRESS SEMICONDUCTOR CORPORATION, SPANSION LLC
Assigned to CYPRESS SEMICONDUCTOR CORPORATION reassignment CYPRESS SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SPANSION, LLC
Assigned to SPANSION LLC, CYPRESS SEMICONDUCTOR CORPORATION reassignment SPANSION LLC PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MONTEREY RESEARCH, LLC reassignment MONTEREY RESEARCH, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CYPRESS SEMICONDUCTOR CORPORATION
Anticipated expiration legal-status Critical
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Assignors: CYPRESS SEMICONDUCTOR CORPORATION, SPANSION LLC
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Definitions

  • the present invention generally relates to an output circuit used in circuits such as a level converter circuit, logic circuit, and an operational amplifier circuit, and, more particularly, to an output circuit for outputting an output signal having an amplitude that exceeds the breakdown voltage of a transistor of the output circuit.
  • an output circuit equipped with a CMOS inverter circuit was driven by receiving power from a high potential power supply Vdd (for example, 5 volts) and a low potential power supply Vss (for example, 0 volts).
  • Vdd high potential power supply
  • Vss low potential power supply
  • An input signal is amplified in a full scale within the range of power supply Vdd or Vss levels.
  • An inverse signal of the input signal is output from the output terminal of the inverter circuit.
  • MOS transistors with a lower breakdown voltage than the power supply Vdd or Vss level are used.
  • the MOS transistor of the output circuit should have a breakdown voltage that exceeds the differential voltage between the power supplies Vdd and Vss.
  • special MOS transistors with a high breakdown voltage are used for the output circuit.
  • the high breakdown voltage MOS transistor has a relatively thick gate insulating film formed by repeating a gate oxide film formation process during fabrication.
  • an output circuit includes a PMOS transistor and an NMOS transistor connected in series.
  • a potential control circuit is connected to the gate and source of the PMOS transistor and the NMOS transistor.
  • the potential control circuit receives power from a high potential power supply and a low potential power supply, and controls the voltage applied to the gate and the source of the PMOS transistor and the NMOS transistor in response to an input signal having one of first level and a second level.
  • the potential control circuit applies a reference voltage to the gates of the PMOS transistor and the NMOS transistor. The reference voltage is between the high potential power supply level and the low potential power supply voltage level.
  • the potential control circuit applies the high potential power supply voltage to the source of the PMOS transistor in response to an input signal with the first level and applies a voltage to the source of the NMOS transistor to make the NMOS transistor nonconductive, so that an output signal with the high potential power supply voltage is output from a node between the PMOS transistor and NMOS transistor
  • the potential control circuit applies the low potential power supply voltage to the source of the NMOS transistor in response to an input signal having the second level and apples a voltage to the source of the PMOS transistor to make the PMOS transistor nonconductive, so that an output signal having the low potential power supply voltage is output from the node between the PMOS transistor and NMOS transistor.
  • an output circuit in another aspect of the invention, includes a PMOS transistor and an NMOS transistor connected in series.
  • a first source follower circuit is connected between the source of the PMOS transistor and a high potential power supply.
  • the first source follower circuit selectively applies a high potential power supply voltage to the source of the PMOS transistor in response to a first input signal having a voltage that changes between the high potential power supply voltage and a reference voltage.
  • the reference voltage is between the high potential power supply voltage and a low potential power supply voltage
  • a second source follower circuit is connected between the source of the NMOS transistor and a low potential power supply.
  • the second source follower circuit selectively applis the low potential power supply voltage to the source of the NMOS transistor in response to a second input signal having a voltage that changes between the reference voltage and low potential power supply voltage.
  • An output terminal is located at a node between the PMOS transistor and the NMOS transistor. The output terminal outputs an output signal having one of the high potential power supply voltage and the low potential power supply voltage.
  • an output circuit includes a PMOS transistor and a NMOS transistor connected in series.
  • a first inverter circuit is connected to the source of the PMOS transistor.
  • the first inverter circuit receives power from a high potential power supply and a reference voltage between the high potential power supply voltage and a low potential power supply voltage.
  • the first inverter receives a first input signal having a voltage that changes between the high potential power supply voltage and the reference voltage and apples one of the high potential power supply voltage and reference voltage to the source of the PMOS transistor.
  • a second inverter circuit is connected to the source of the NMOS transistor. The second inverter circuit receives power from the reference voltage and a low potential power supply.
  • the second inverter circuit receives a second input signal having a voltage that changes between the reference voltage and the low power supply voltage and applies one of the reference voltage and the low potential power supply voltage to the source of the NMOS transistor.
  • An output terminal is located at a node between the PMOS transistor and the NMOS transistor. The output terminal outputs an output signal having one of the high potential power supply voltage and the low potential power supply voltage.
  • a level converter circuit includes an input signal converter for receiving power from a high potential power supply and a low potential power supply and converting an external input signal to first and second input signals.
  • the first input signal has a voltage that changes between the high potential power supply voltage and a reference voltage.
  • the reference voltage is between the high potential power supply voltage and the low potential power supply voltage.
  • the second input signal has a voltage that changes between the reference voltage and the low potential power supply voltage.
  • An output circuit is connected to the input signal converter. The output circuit receives the first and second input signals and outputs an output signal having one of the high potential power supply voltage and the low potential power supply voltage.
  • a logic circuit in another aspect of the invention, includes first and second power supplies for shifting voltages of first and second input signals, thereby generating first and second shifted input signals.
  • An output circuit is connected to the first and second power supplies. The output circuit receives the first and second input signals and the first and second shifted input signals and outputs a predetermined logical signal.
  • the output circuit includes a PMOS transistor and a NMOS transistor connected in series.
  • a first NAND circuit is connected to the source of the PMOS transistor and receives power from the high potential power supply and a reference voltage. The reference voltage is between the high potential power supply voltage and the low potential voltage power supply.
  • the first NAND circuit receives the first and second shifted input signals and applies one of the high potential power supply voltage and the reference voltage to the source of the PMOS transistor.
  • a second NAND circuit is connected to the source of the NMOS transistor and receives power from the reference voltage and the low potential power supply.
  • the second NAND circuit receives the first and second input signals and applies one of the reference voltage and the low potential power supply voltage to the source of the NMOS transistor.
  • An output terminal is located at a node between the PMOS transistor and NMOS transistor and outputs a logical signal.
  • an operational amplifier includes an input circuit for receiving power from a high potential power supply and a low potential power supply and generating first and second voltage signals by comparing first and second input signals with each other.
  • the first signal has one of the high potential power supply voltage and a reference voltage.
  • the reference voltage is between the high potential power supply voltage and the low potential power supply voltage.
  • the second voltage signal has one of the reference voltage and the low potential power supply voltage.
  • An output circuit is connected to the input circuit. The output circuit receives the first and second voltage signals and outputs an output signal having one of the high potential power supply voltage and the low potential power supply voltage.
  • FIG. 1 is a schematic diagram of an output circuit of the present invention
  • FIG. 2 is a circuit diagram of the output circuit according to a first embodiment of the present invention.
  • FIGS. 3A to 3 C are operating wavelength diagrams of the output circuit of FIG. 2;
  • FIG. 4 is a circuit diagram of the output circuit according to a second embodiment of the present invention.
  • FIG. 5 is a circuit diagram of a level converter circuit according to a third embodiment of the present invention.
  • FIG. 6 is a circuit diagram of a level converter circuit according to a fourth embodiment of the present invention.
  • FIG. 7 is a circuit diagram of a level converter circuit according to a fifth embodiment of the present invention.
  • FIG. 8 is a circuit diagram of a level converter circuit according to the sixth embodiment of the present invention.
  • FIG. 9 is a circuit diagram of a NAND circuit according to a seventh embodiment of the present invention.
  • FIG. 10 is a circuit diagram illustrating a op amp circuit according to an eighth embodiment of the present invention.
  • FIG. 1 is a circuit diagram of an output circuit 100 of the present invention.
  • the output circuit 100 has a CMOS inverter circuit 1 and a potential control circuit 2 .
  • the output circuit 100 receives a binary input signal in and outputs an output signal out that changes between the levels of external power supplies V 1 and V 2 .
  • the inverter 1 includes a PMOS transistor TP and an NMOS transistor TN.
  • the potential control circuit 2 supplies a reference voltage V 3 to the gates of both of the transistors TP and TN.
  • the reference voltage V 3 has a predetermined level between a voltage lower than the level of the high potential power supply V 1 only for the threshold of the PMOS transistor TP and a voltage higher than the level of the low potential power supply V 2 only for the threshold of the NMOS transistor TN.
  • the potential control circuit 2 mutually synchronizes with and raises the source potential of both of the transistors TP and TN in response to the input signal having a first level, and sets the source potential of the PMOS transistor TP to the high potential power supply V 1 level and the voltage between the gate and source of the NMOS transistor TN to a level lower than the threshold of the NMOS transistor TN.
  • the potential control circuit 2 also synchronizes with and drops the source potential of both of the transistors TP and TN in response to the input signal having a second level, and sets the source voltage of the NMOS transistor TN to the low potential power supply V 2 level and the voltage between the gate and source of the PMOS transistor TP to a level lower than the threshold of the PMOS transistor.
  • FIG. 2 is a circuit diagram of an output circuit 10 according to a first embodiment of the present invention.
  • the output circuit 10 includes a CMOS inverter circuit 11 equipped with a PMOS transistor TP 1 and an NMOS transistor TN 1 , an NMOS transistor TN 2 as a first source follower circuit 12 , a PMOS transistor TP 2 as a second source follower circuit 13 , and a voltage generation circuit 14 .
  • the first and second source follower circuits 12 and 13 form a source potential control circuit.
  • the first and second source follower circuits 12 and 13 , and the voltage generation circuit 14 form a potential control circuit.
  • the voltage generation circuit 14 is preferably formed on the same semiconductor integrated circuit chip as the CMOS inverter circuit 11 .
  • the voltage generation circuit 14 supplies the intermediate voltage Vb, as a reference voltage, to the gates of both of the transistors TP 1 and TN 1 of the inverter circuit 11 .
  • the intermediate voltage Vb is a fixed voltage (for example, 2.5 volts) having an intermediate level for the high potential and low potential power supply supplies Vdd and Vss.
  • the PMOS transistor TP 1 has a source (node N 1 ) connected to the high potential power supply Vdd (for example, 5 volts) through the NMOS transistor TN 2 .
  • the NMOS transistor TN 1 has a source (node N 2 ) connected to the low potential power supply Vss (for example, 0 volt) through the PMOS transistor TP 2 .
  • the respective transistors TP 1 and TN 1 have a breakdown voltage of 2.5 volts.
  • the NMOS transistor TN 2 has a gate receiving a first input signal in 1 , a source connected to the node N 1 , and a drain connected to the high potential power supply Vdd.
  • the first input signal in 1 changes between the intermediate voltage Vb level and the high potential power supply Vdd level as shown in FIG. 3 A.
  • the source (i.e. node N 1 ) of the NMOS transistor TN 2 is set almost to the intermediate voltage Vb (Vb ⁇ Vth) level.
  • the node N 1 is set almost to the high potential power supply Vdd (Vdd ⁇ Vth) level.
  • the PMOS transistor TP 2 has a gate receiving a second input signal in 2 , a source connected to the node N 2 , and a drain connected to the low potential power supply Vss.
  • the second input signal in 2 changes between the low potential power supply Vss level and the intermediate voltage Vb level as shown in FIG. 3 C.
  • the source (i.e. node N 2 ) of the PMOS transistor TP 2 is set almost to the low potential power supply Vss (Vss+Vth) level.
  • the node N 2 is set almost to the intermediate voltage Vb (Vb+Vth) level. Since the NMOS and PMOS transistors TN 2 and TP 2 operate in this manner in response to the first and second input signals in 1 and in 2 , the output signal OUT changes with the levels of the power supplies Vdd and Vss.
  • the output circuit 10 outputs the output signal OUT having the low potential power supply Vss level.
  • the node N 1 is set to the high potential power supply Vdd level.
  • the voltage between the gate and source of the PMOS transistor TP 1 is set to 2.5 volts and the transistor TP 1 is turned on.
  • the potential at the node N 2 is set to the intermediate voltage Vb level.
  • the voltage between the gate and source of the NMOS transistor TN 1 is set to 0 volt and the transistor TN 1 is turned off. Accordingly, the output circuit 10 outputs the output signal OUT having the high potential power supply Vdd level.
  • the output circuit 10 outputs the output signal OUT having the low potential power supply Vdd level in response to the first input signal in 1 having the intermediate voltage Vb level and the second input signal in 2 with the low potential power supply Vss level.
  • the output circuit 10 also outputs the output signal OUT having the high potential power supply Vdd level in response to the first input signal in 1 having the high potential power supply Vdd level and the second input signal in 2 having the intermediate voltage Vb level.
  • the output circuit 10 of the present invention a voltage exceeding the breakdown voltage (2.5 volts) of the transistor is not generated between the gates of the respective transistors TP 1 and TN 1 and a source drain. Accordingly, the output signal OUT is amplified in a full scale within the range of power supply Vdd or Vss level (0 to 5 bolts).
  • the rise and fall timing of the second input signal is set as described below.
  • the second input signal in 2 is set to rise earlier than the first input signal in 1 .
  • the potential at the node N 2 increases earlier than that at the node N 1 , thereby preventing a sudden expansion of the potential difference.
  • the second input signal in 2 is set to fall later than the first input signal n 1 .
  • the potential at the node N 2 falls later than that at the node N 1 , thereby preventing a sudden expansion of the potential difference.
  • FIG. 4 is a circuit diagram of an output circuit 10 a according to a second embodiment of the present invention.
  • the output circuit 10 a includes first and second inverter circuits 15 and 16 .
  • the first inverter circuit 15 has an input terminal that receives the first input signal in 1 and an output terminal connected to the node N 1 .
  • the second inverter circuit 16 has an input terminal that receives the second input signal in 2 and an output terminal connected to the node N 2 .
  • the first and second inverter circuits 15 and 16 form a source voltage control circuit.
  • the power from the high potential power supply Vdd and a power supply with the intermediate voltage Vb are supplied to the first inverter circuit 15 .
  • the power from the power supply with the intermediate voltage Vb and the low potential power supply Vss are supplied to the second inverter circuit 16 .
  • the first inverter circuit 15 sets its output terminal (i.e. node N 1 ) to the intermediate voltage Vb level in response to the first input signal in 1 having the high potential power supply Vdd level.
  • the first inverter circuit 15 also sets the node N 1 to the high potential power supply Vdd level in response to the first input signal in 1 having the intermediate voltage Vb level.
  • the second inverter circuit 16 sets its output terminal (i.e. node N 2 ) to the low potential power supply Vss level in response to the second input signal in 2 having the intermediate voltage Vb level.
  • the second inverter circuit 16 also sets the node N 2 to the low potential power supply Vss in response to the second input signal in 2 having the intermediate voltage Vb level.
  • the output signal OUT is amplified in a full scale within the range of power supply Vdd or Vss level.
  • the node N 1 is set to the intermediate voltage Vb level.
  • the voltage between the gate and source of the PMOS transistor TP 1 is set to 0 volts and the transistor TP 1 is turned off.
  • the node N 2 is set to the low potential power supply Vss level.
  • the voltage between the gate and source of the NMOS transistor TN 1 is set to 2.5 volts and the transistor TN 1 is turned on.
  • the output circuit 10 a outputs the output signal OUT having the low potential power supply Vss level.
  • the node N 1 is set to the high potential power supply Vdd level.
  • the voltage between the gate and source of the PMOS transistor TP 1 is set to 2.5 volts and the transistor TP 1 is turned on.
  • the potential at the node N 2 is set to the intermediate voltage Vb level.
  • the voltage between the gate and source of the NMOS transistor TN 1 is set to 0 volt and the transistor TN 1 is turned off.
  • the output circuit 10 a outputs the output signal OUT having the high potential power supply Vdd level.
  • the output circuit 10 a outputs the output signal OUT having the low potential power supply Vss level in response to the first input signal in 1 having the high potential power supply Vdd level and the second input signal in 2 having the intermediate voltage Vb level.
  • the output circuit 10 a also outputs the output signal OUT having the high potential power supply Vdd level in response to the first input signal in 1 with the intermediate voltage Vb level and the second input signal in 2 having the low potential power supply Vss level.
  • a voltage that exceeds the breakdown voltage (2.5 volts) of the transistor between the gates of the respective transistors TP 1 and TN 1 and a source drain is not generated. Accordingly, the output signal OUT is amplified in a full scale within the range of power supply Vdd or Vss level (0 to 5 volts).
  • the rise and fall of the second input signal be set as described below.
  • the second input signal in 2 is set to decrease earlier than the first input signal in 1 so that the potential at the node N 2 increases before that at the node N 1 .
  • the second input signal in 2 is set to rise later than the first input signal in 1 so that the potential at the node N 2 decreases later than that at the node N 1 .
  • the second embodiment uses the first and second inverter circuits 15 and 16 instead of the first and second source followers 12 and 13 . Accordingly, the potential at the node N 1 will not decrease beyond the threshold of the transistor TN 2 and the potential at the node N 1 will not increase beyond the threshold of the transistor TN 2 . Consequently, the output signal OUT is amplified in a full scale within the range of power supply Vdd or Vss level.
  • FIG. 5 is a circuit diagram of a level converter circuit 20 according to a third embodiment of the present invention.
  • the level converter circuit 20 includes an input circuit 21 and the output circuit 10 a (FIG. 4 ).
  • the input circuit 21 includes PMOS transistors TP 3 to TP 6 , NMOS transistors TN 3 to TN 5 , and resistors R 1 and R 2 .
  • the NMOS transistor TN 3 has a drain connected to the high potential power supply Vdd through the MOS transistor TN 4 and the PMOS transistor TP 3 , a source connected to the low potential Vss, and a gate receiving an input signal in 0 .
  • the input signal in 0 changes between the intermediate voltage Vb level and the low potential power supply Vss level.
  • the intermediate voltage Vb is supplied to the gate of the PMOS transistor TN 4 .
  • the PMOS transistors TP 3 and TP 4 have their gates connected together and form a current mirror circuit 22 .
  • the PMOS transistor TP 3 has a drain connected to its own gate and a source connected to the high potential power supply Vdd.
  • the PMOS transistor TP 4 has a source connected to the high potential power supply Vdd and the intermediate voltage Vb is supplied to the drain through the resistor R 1 .
  • a node N 3 between the drain of the PMOS transistor TP 4 and the resistor R 1 is connected to the input terminal of the first inverter circuit 15 . Accordingly, the potential at the node 3 is supplied to the first inverter circuit 15 as the first input signal in 1 .
  • the NMOS transistor TN 5 has a drain connected to the intermediate voltage Vb through the PMOS transistor TP 5 , a source connected to the low potential power supply Vss, and a gate responsive to the input signal in 0 .
  • the PMOS transistors TP 5 and TP 6 have their gates connected together and form a second current mirror circuit 23 .
  • the PMOS transistor TP 5 has a drain connected to its own gate.
  • the PMOS transistor TP 6 has a source connected to the intermediate voltage Vb and a drain connected to the low potential power supply Vss through the resistor R 2 .
  • a node N 4 between the drain of the PMOS transistor TP 6 and the resistor R 2 is connected to the input terminal of the first inverter circuit 16 . Accordingly, the potential at the node N 4 is supplied to the first inverter circuit 16 as the second input signal in 2 .
  • the resistor R 2 has a lower resistance than the resistor R 1 . Accordingly, the drain current of the PMOS transistor TP 6 is lower than that of the PMOS transistor TP 4 .
  • the NMOS transistors TN 3 and TN 5 are turned on. Thereupon, the source potential of the NMOS transistor TN 4 decreases and the transistor TN 4 is turned on.
  • the current mirror circuit 22 operates such that the high potential power supply Vdd is supplied to the node N 3 through the PMOS transistor TP 4 , and the node N 3 (i.e. first input signal in 1 ) is set to the high potential power supply Vdd level. Further, the current mirror 23 operates such that the intermediate voltage Vb is supplied to the node N 4 through the PMOS transistor TP 6 and then the node N 4 (i.e. second input signal in 2 ) is set to the intermediate voltage Vb level.
  • the output circuit 10 a outputs the output signal OUT having the low potential power supply Vss level in response to the first input signal in 1 having the high potential power supply Vdd level and the second input signal in 2 having the intermediate voltage Vb level.
  • the NMOS transistors TN 3 and TN 5 are turned off. Thereupon, the NMOS transistor TN 4 is turned off and the current mirror circuit 22 enters the non-operating state and then the electric charge at the node N 3 is discharged through the resistor R 2 . Thus, the node N 4 is set to the low potential power supply Vss level.
  • the output circuit 10 a outputs the output signal OUT with the high potential power supply Vdd level in response to the first input signal in 1 with the intermediate voltage Vb level and the second input signal in 2 with the low potential power Vss level.
  • the level converter circuit 20 receives the input signal in 0 with the intermediate voltage Vb level and outputs the output signal OUT with the low potential power supply Vss level.
  • the level converter circuit 20 also receives the input signal in 0 having the low potential power supply Vss level and outputs the output signal OUT with the high potential power supply Vdd level.
  • the resistor R 2 Since the resistor R 2 has a lower resistance than the resistor R 1 , the second input signal in 2 falls earlier than the first input signal in 1 while the output signal OUT is rising. Accordingly, the potential at the node N 2 rises earlier than that at the node N 1 . Further, since the drain current of the PMOS transistor TP 6 is lower than that of the PMOS transistor TP 4 , the second input signal in 2 rises later than the first input signal in 1 when the output signal OUT is falling. Accordingly, the potential at the node N 2 decreases later than the potential at the node N 1 . As a result, a sudden expansion of the potential difference between the nodes N 1 and N 2 is prevented.
  • the output signal OUT is generated using only the single input signal in 0 that changes between the intermediate voltage Vb level and low potential power supply Vss level. Accordingly, the number of input signals is decreased and the number of input signal lines is reduced.
  • FIG. 6 is a circuit diagram of a level converter circuit 20 a according to a fourth embodiment of the present invention.
  • the level converter circuit 20 a includes an input circuit 21 a and the output circuit 10 a of FIG. 4 .
  • the input circuit 21 a is equipped with PMOS transistors TP 7 to TP 16 and NMOS transistors TN 6 and TN 17 .
  • the PMOS transistor TP 7 and NMOS transistor TN 6 form a CMOS inverter circuit 24 .
  • the inverter circuit 24 receives power from a power supply with the intermediate voltage Vb level and the low power supply Vss.
  • the inverter 24 has an input terminal for receiving the input signal in 0 and an output terminal for outputting an inverted input signal.
  • the input in 0 changes between the intermediate voltage Vb level and low potential power supply Vss level.
  • the PMOS transistor TP 8 and NMOS transistor TN 7 form a second CMOS inverter circuit 25 .
  • the inverter circuit 25 receives power from the power supply the power with the intermediate voltage Vb level and the low potential power supply Vss.
  • the inverter circuit 25 has an input terminal connected to the output terminal of the inverter 24 and an output terminal for outputting a signal having the same value as the input signal in 0 .
  • the NMOS transistor TN 8 has a gate connected to the output terminal of the inverter 25 , a drain connected to the high potential power supply Vdd through the NMOS transistor TN 9 and the PMOS transistor TP 9 , and a source connected to the low potential power supply Vss.
  • the NMOS transistor TN 9 has a gate that receives the intermediate voltage Vb.
  • the PMOS transistors TP 9 and TP 10 have their gates connected together and form a current mirror circuit 26 .
  • the PMOS transistor TP 9 has a source connected to the high potential power supply Vdd and a drain connected to its own gate.
  • the PMOS transistor TP 10 has a source connected to the high potential power supply Vdd and a drain connected to the intermediate voltage Vb through the NMOS transistor TN 10 .
  • the NMOS transistors TN 10 and TN 11 have their gates connected together and form a second current mirror circuit 27 .
  • the NMOS transistor TN 10 has a drain connected to its own gate and a source connected to the intermediate voltage Vb.
  • the NMOS transistor TN 11 has a source connected to the intermediate voltage Vb and a drain connected to the high potential power supply Vdd through the PMOS transistor TP 11 .
  • the PMOS transistors TP 11 and TP 12 have their gates connected together and form a third current mirror circuit 28 .
  • the PMOS transistor TP 12 has a drain connected to its own gate and a source connected to the high potential power supply Vdd.
  • the drain of the transistor TP 12 is also connected to the low potential power supply Vss through the NMOS transistors TN 12 and TN 13 .
  • the NMOS transistor TN 12 has a gate connected to the intermediate voltage Vb.
  • the NMOS transistor TN 13 has a gate connected to the output terminal of the first CMOS inverter circuit 24 .
  • the drains (i.e. node N 5 ) of the PMOS transistor TP 11 and the MOS transistor TN 11 are connected to the input terminal of the inverter circuit 15 .
  • the potential at the node N 5 is supplied to the inverter circuit 15 as the first input signal in 1 .
  • the NMOS transistor TN 14 has a gate connected to the output terminal of the second CMOS inverter 25 , a source connected to the low potential power supply Vss, and a drain connected to the intermediate voltage Vb through the PMOS transistor TP 13 .
  • the PMOS transistors TP 13 and TP 14 have their gates connected together and form a fourth current mirror circuit 29 .
  • the PMOS transistor TP 13 has a drain connected to its own gate.
  • the PMOS transistor TP 14 has a source connected to the intermediate voltage Vb and a drain connected to the low potential power supply Vss through the NMOS transistor TN 15 .
  • the NMOS transistors TN 15 and TN 16 have their gates connected together and form a current circuit 30 .
  • the NMOS transistor TN 15 has a drain connected to its own gate.
  • the NMOS transistor TN 16 has a source connected to the low potential power supply Vss and a drain connected to the intermediate voltage Vb through the PMOS transistor TP 15 .
  • the PMOS transistors TP 15 and TP 16 have their gates connected together and form a fifth current mirror circuit 31 .
  • the PMOS transistor TP 15 has a drain connected to its own gate.
  • the PMOS transistor TP 16 has a source connected to the intermediate voltage Vb and a drain connected to the low potential power supply Vss through the NMOS transistor TP 17 .
  • the NMOS transistor TN 17 has a gate connected to the output terminal of the first CMOS inverter circuit 24 .
  • the drain (i.e. node N 6 ) of the PMOS transistor TP 15 and the NMOS transistor TN 16 is connected to the input terminal of the second inverter circuit 16 .
  • the potential at the node N 6 is supplied to the second inverter circuit 16 as the second input signal in 2 .
  • the drain current of the NMOS transistor TN 16 is higher than the drain current of the NMOS transistor TN 11 and the drain current of the PMOS transistor TP 15 is lower than the drain current of the PMOS transistor TP 11 .
  • the inverter circuit 24 outputs an output signal with the intermediate voltage Vb level in response to the input signal in 0 with the low potential power supply Vss level and the inverter circuit 25 outputs an output signal with the low potential power supply level Vss level.
  • the NMOS transistor TN 13 turns on in response to the inverter circuit 24 output signal with the intermediate voltage Vb level. Thereupon, the source potential of the NMOS transistor TN 12 drops and the transistor TN 12 is turned on, and then the current mirror circuit 28 operates.
  • the NMOS transistor TN 8 turns off in response to an output signal with the low potential power supply Vss level from the inverter circuit 25 .
  • the NMOS transistor TN 9 is tuned off and the current mirror circuits 26 and 27 enter the non-operating state.
  • the power from the high potential power supply Vdd is supplied to the node N 5 through the PMOS transistor TP 11 and the potential at the node N 5 rises up to the vicinity of the high potential power supply Vdd level.
  • the first input signal in 1 is set to the high potential power supply Vdd level.
  • the NMOS transistor TN 17 turns on in response to an output with the intermediate voltage Vb level from the inverter circuit 24 and the current mirror circuit 31 operates.
  • the NMOS transistor TN 14 turns off in response to an output with the low potential power supply Vss level from the inverter circuit 25 and the current mirror circuits 29 and 30 enter the non-operating state.
  • the intermediate voltage Vb is supplied to the node N 6 through the PMOS transistor TP 15 and the potential at the node N 6 rises up to vicinity of the intermediate voltage Vb level.
  • the second input signal in 2 is set to the intermediate voltage Vb level.
  • the output circuit 10 a outputs the output signal OUT with the low potential power supply Vss level in response to the first input signal in 1 with the high potential power supply Vdd level and the second input in 2 with the intermediate voltage Vb level.
  • the NMOS transistor TN 13 is turned off in response to an output signal with the intermediate voltage Vb level from the inverter circuit 24 , and the current mirror circuit 28 enters the non-operating state.
  • the NMOS transistor TN 8 is turned on in response to an output signal with the intermediate voltage Vb level from the inverter circuit 25 . Thereupon, the source potential of the NMOS transistor TN 9 drops and the transistor TN 9 is turned on, and then the current mirror circuits 26 and 27 operate. Thus, the charge at the node N 5 is discharged through the NMOS transistor TN 11 and the potential at the node N 5 drops to vicinity of the intermediate voltage Vb level. In other words, the first input signal in 1 is set to the intermediate voltage Vb level.
  • the NMOS transistor TN 17 turns off in response to an output signal with the low potential power supply from the inverter circuit 24 and the current mirror circuit 31 enters the non-operating state.
  • the NMOS transistor TN 14 turns on in response to an output signal with the intermediate voltage Vb level from the inverter circuit 25 and the current mirror circuits 29 and 30 operate.
  • the charge at the node N 6 is discharged through the NMOS transistor TN 16 and the potential at the node N 6 drops to the vicinity of the low potential power supply Vss level.
  • the second input signal in 2 is set to the low potential power supply Vss level.
  • the output circuit 10 a outputs the output signal OUT with the high potential power supply Vdd level in response to the first input signal in 1 with the intermediate voltage Vb level and the second input signal in 2 with the low potential power supply Vss level.
  • the level converter circuit 20 a receives the input signal in 0 with the low potential power supply Vss level and outputs the output signal OUT with the low potential power supply Vdd level.
  • the level converter circuit 20 a also inputs the input signal in 0 with the intermediate voltage Vb level and outputs the output signal OUT with the high potential power supply Vdd level.
  • the output circuit 10 a receives the output signal OUT amplified in a full scale within the range of power supply Vdd or Vss level (0 to 5 volts).
  • the second input signal in 2 falls earlier than the first input signal in 1 when the output signal OUT is rising. In other words, the potential at the node N 2 rises earlier than the potential at the node N 1 .
  • the second input signal in 2 rises later than the first input signal in 1 when the output signal OUT is falling.
  • the potential at the node N 2 drops later than the potential at the node N 1 . Accordingly, a sudden expansion of the potential difference between the nodes N 1 and N 2 is prevented.
  • the level converter 20 a according to the fourth embodiment is suitable for high-speed operation.
  • FIG. 7 is a circuit diagram of a level converter circuit 20 b according to a fifth embodiment of the present invention.
  • the level converter circuit 20 b does not include the PMOS transistors TP 13 to TP 16 and NMOS transistors TN 14 to TN 17 of the level converter circuit 20 of FIG. 6 .
  • the output terminal of the inverter circuit 24 is connected to the output terminal of the inverter 16 . Accordingly, in the fifth embodiment, the output signal of the inverter circuit 24 is the second input signal in 2 .
  • the level converter circuit 20 b receives the input signal in 0 having the low potential power supply Vss level in the same way as the level converter circuit 20 a of FIG. 6 and outputs the output signal OUT with the low potential power supply Vss level.
  • the level converter circuit 20 b also receives the input signal in 0 with the intermediate voltage Vb level and outputs the output signal OUT with the high potential power supply Vdd level.
  • FIG. 8 is a circuit diagram of a level converter circuit diagram 20 C according to a sixth embodiment of the present invention.
  • the level converter circuit 20 c includes an input circuit 21 c and the output circuit 10 a .
  • the input circuit 21 c is equipped with inverter circuits 32 to 36 , an AND circuit 37 , a NOR circuit 38 , an integrating circuit 39 preferably comprising a resistor and a capacitor, PMOS transistors TP 17 to TP 24 , and NMOS transistors TN 18 to TN 23 .
  • the integrating circuit 39 for example, can be configured with multiple inverter circuits connected in series.
  • the AND circuit 37 has a first input terminal (node N 7 ) for receiving the input signal in 0 , a second input terminal (node N 8 ) for receiving the input signal in 0 by way of the inverter circuit 32 and the integrating circuit 39 , and an output circuit.
  • the inverter circuit 32 and the integrating circuit 39 together form a delay circuit 40 .
  • the NOR circuit 38 has first and second input terminals respectively connected to the first and second input terminals (i.e. node N 7 and N 8 ) of the AND circuit 37 , and an output terminal.
  • the inverter circuit 32 , AND circuit 37 , and NOR circuit 38 receive power from a power supply having the intermediate Vb level and the low potential power supply Vss.
  • the NMOS transistor TN 18 has a gate connected to the output terminal of the AND circuit 37 , a drain connected to the high potential power supply Vdd through the NMOS transistor TN 19 and the PMOS transistor TP 17 , and a source connected to the low potential power supply Vss.
  • the NMOS transistor TN 19 has a gate connected to the intermediate voltage Vb.
  • the PMOS transistors TP 17 and TP 18 have their gates connected together and form a current mirror circuit 41 .
  • the PMOS transistor TP 17 has a drain connected to its own gate and a source connected to the high potential power supply Vdd.
  • the PMOS transistor TP 18 has a source connected to the high potential power supply Vdd and a drain connected to the input terminal of an inverter circuit 33 .
  • the inverter circuits 33 and 34 form a latch circuit 42 that receives power from the high potential power supply Vdd and the power supply with the intermediate voltage Vb level.
  • the PMOS transistors TP 19 and TP 20 have their gates connected together and form a current mirror circuit 43 .
  • the PMOS transistor TP 19 has a drain (node N 9 ) connected to its own gate and the output terminal of the inverter circuit 33 , and a source connected to the high potential power supply.
  • the PMOS transistor TP 20 has a source connected to the high potential power supply Vdd and a drain connected to the low potential power supply Vss through the NMOS transistors TN 20 and TN 21 .
  • the NMOS transistor TN 20 has a gate connected to the intermediate voltage Vb.
  • the NMOS transistor TN 21 has a gate connected to the output terminal of the NOR circuit 38 .
  • the node N 9 is connected to the input terminal of the first inverter circuit 15 .
  • the potential at the node N 9 is supplied to the first inverter circuit 15 as the first input signal in 1 .
  • the NMOS transistor TN 22 has a gate connected to the output terminal of the AND circuit 37 , a drain connected to the intermediate voltage Vb through the PMOS transistor TP 21 , and a source connected to the low potential power supply Vss.
  • the PMOS transistors TP 21 and TP 22 have their gates connected together and form a current mirror circuit 44 .
  • the PMOS transistor TP 21 has a drain connected to its own gate and a source connected to the power supply with the intermediate voltage Vb level.
  • the PMOS transistor TP 22 has a source connected to the intermediate voltage Vb and a drain connected to the input terminal of the inverter circuit 35 .
  • the inverter circuits 35 and 36 form a latch circuit 45 and receive power from the power supply with the intermediate voltage Vb level and the low potential power supply Vss.
  • the PMOS transistors TP 23 and TP 24 have their gates connected together and form a current mirror circuit 46 .
  • the PMOS transistor TP 23 has a drain (node N 10 ) connected to its own gate and the output terminal of the inverter circuit 35 , and a source connected to the intermediate potential power supply Vb.
  • the PMOS transistor TP 24 has a source connected the intermadiate potential power supply Vb and a drain connected to the low potential power supply Vss through the NMOS transistor TP 23 .
  • the PMOS transistor TP 24 has a gate connected to its drain and the source of the transistor TN 23 .
  • the node N 10 is connected to the input terminal of the second inverter circuit 16 . In other words, the potential at the node N 10 is supplied to the second input signal in 2 .
  • the potential at the node N 7 is immediately set to the low potential power supply Vss level.
  • the potential at the node N 8 is first set to the low potential power supply Vss level and changes to the intermediate voltage Vb level after a predetermined delay time of the delay circuit 40 has elapsed. Accordingly, the NMOS transistor TN 18 turns off in response to an output signal with the low potential power supply Vss level from the AND circuit 37 .
  • the NMOS transistor TN 19 is turned off and the current mirror circuit 41 enters the non-operating state.
  • the NOR circuit 38 first outputs an output signal with the intermediate voltage Vb level and outputs an output signal with the low potential power supply Vss level after a predetermined delay time has elapsed.
  • the NMOS transistor TN 21 turns on in response to an output signal with the intermediate voltage Vb level from the NOR circuit 38 .
  • the source potential of the NMOS transistor TN 20 drops and the transistor TN 20 turns on, and then the current mirror 43 operates.
  • the high potential power supply Vdd is supplied to the node N 9 through the PMOS transistor TP 19 and the potential at the node N 9 rises to the about the high potential power supply Vdd level.
  • the first input signal in 1 is set to the high potential power supply Vdd level.
  • the latch circuit 42 holds the potential with the high potential power supply Vdd level at the node N 9 .
  • the NMOS transistor TN 22 is turned off in response to an output signal having the low potential power supply Vss level from the NAND circuit 37 , and the current mirror circuit 44 enters the non-operating state.
  • the NMOS transistor TN 23 turns on in response to an output signal with the intermediate voltage Vb level from the NOR circuit 38 and the current mirror circuit 46 operates. Thereupon, the intermediate voltage Vb is supplied to the node N 10 through the PMOS transistor TP 23 , and the potential at the node 10 rises to about the intermediate voltage Vb level. In other words, the second input signal in 2 is set to the intermediate voltage Vb level at the node N 10 . At this time, the latch circuit 45 holds potential with the intermediate voltage Vb level.
  • the NMOS transistor TN 21 turns off in response to an output signal with the low potential power supply Vss level from the NOR circuit 38 . Thereupon, the NMOS transistor TN 20 is turned off and the current mirror circuit 43 enters the non-operating state. At this time, since the latch circuit 42 holds the potential at the node N 9 with the high potential power supply Vdd level, the first input level in 1 is maintained at the high potential power supply Vdd level.
  • the NMOS transistor TN 23 turns off in response to an output signal with the low potential power supply Vss level from the NOR circuit 38 , and the current mirror circuit 46 enters the non-operating state. At this time, since the latch circuit 45 holds the potential at the node N 10 at the intermediate voltage Vb level, the second input signal in 2 is maintained at the intermediate voltage Vb level.
  • the NOR circuit 38 when the input signal in 0 has the low potential power supply Vss level, the NOR circuit 38 output a one-shot pulse signal that changes from the intermediate voltage Vb level to the low potential power supply Vss level after the predetermined delay time of the delay circuit 40 has elapsed. Accordingly, since the on time of the NMOS transistors TN 21 and TN 23 is shortened, the feedthrough current applied to the transistors TN 21 and TN 23 is reduced.
  • the output circuit 10 a outputs the output signal OUT with the low potential power supply Vss level in response to the first input signal in 1 with the high potential power supply Vdd level and the second input signal in 2 with the intermediate voltage Vb level.
  • the potential at the node N 7 is immediately set to the intermediate voltage Vb level.
  • the potential at the node N 8 is first set to the intermediate voltage Vb level and set to the low potential power supply vss level after the predetermined delay time of the delay circuit 40 has elapsed. Accordingly, the AND circuit 37 first outputs an output signal with the intermediate voltage Vb level and then outputs an output signal with the low potential power supply Vss level after a predetermined delay time has elapsed.
  • the NOR circuit 38 outputs an output signal with the low potential power supply Vss level.
  • the NMOS transistor TN 21 turns off in response to an output signal with the low potential power supply Vss level from the NOR circuit 38 . Thereupon, the NMOS transistor TN 20 is turned off and the current mirror circuit 43 enters the non-operating state.
  • the NMOS transistor TN 18 turns on in response to an output signal with the intermediate voltage Vb level from the AND circuit 37 . Thereupon, the source potential of the MOS transistor TN 19 drops and the transistor TN 19 is turned on and the current mirror circuit 41 operates.
  • the potential (i.e. first input signal in 1 ) is set to the intermediate voltage Vb level.
  • the latch circuit 42 holds the potential at the node N 9 at the intermediate voltage Vb level.
  • the NMOS transistor TN 22 is turned on in response to an output signal with the intermediate voltage Vb level from the AND circuit 37 and the current mirror circuit 44 operates. Thereupon, the intermediate voltage Vb is supplied to the input terminal of the inverter circuit 35 through the PMOS transistor TP 22 , and the potential at the input terminal rises to about the intermediate voltage Vb level. Thus, the potential at the node N 10 (i.e. second input signal in 2 ) is set to the low potential power supply Vss level. At this time, the latch circuit 45 holds potential with the low potential power supply Vss level at the node N 10 .
  • the NMOS transistor TN 23 is turned off in response to an output signal with the low potential power supply Vss level from the NOR circuit 38 and the current mirror circuit 46 enters the non-operating state.
  • the NMOS transistor TN 18 turns off in response to an output signal with the low potential power supply Vss level from the AND circuit 37 .
  • the NMOS transistor TP 19 is turned off and the current mirror circuit 41 enters the non-operating state.
  • the latch circuit 42 holds the potential at the node N 9 with the intermediate voltage Vb level. Accordingly, the first input signal in 1 is maintained at the intermediate voltage Vb level.
  • the NMOS transistor TN 22 turns off in response to an output signal with the low potential power supply Vss level from the AND circuit 37 and the current mirror circuit 44 enters the non-operating state. At this time, the latch circuit 45 holds the potential at the node N 10 with the low potential power supply Vss level. Accordingly, the second input signal in 2 is maintained at the low potential power supply Vss level.
  • the AND circuit 37 when the input signal in 0 has the intermediate voltage Vb level, the AND circuit 37 outputs a one-shot pulse signal that changes from the intermediate voltage Vb level to the low potential power supply Vss level after a predetermined delay time has elapsed. Accordingly, since the on time of the NMOS transistors TN 18 and TN 22 is shortened, the feedthrough current applied to the transistors TN 18 and TN 22 is reduced.
  • the output circuit 10 a outputs an output signal OUT with the high potential power supply Vdd level in response to the first input signal in 1 with the intermediate voltage Vb level and the second input signal in 2 with the low potential power supply Vss level.
  • FIG. 9 is a circuit diagram of a NAND circuit 50 according to a seventh embodiment of the present invention.
  • the NAND circuit 50 is equipped with an output circuit 10 b and power supplies 53 and 54 .
  • the output circuit 10 b has first and second NAND circuits 51 and 52 in place of the first and second inverter circuits 15 and 16 of the output circuit 10 a .
  • the first NAND circuit 51 receives power from the high potential power supply Vdd and a power supply with the intermediate voltage Vb level.
  • the second NAND circuit 52 receives power from the power supply with the intermediate voltage Vb level and the low potential power supply Vss.
  • the first NAND circuit 51 has a first input terminal for receiving an input signal in 11 by way of the power supply 53 for shifting levels, a second input terminal for receiving an input signal in 12 by way of a power supply 54 for shifting levels, and an output terminal connected to the node N 1 .
  • the input signals in 11 and in 12 change between the low potential power supply Vss level and the intermediate voltage Vb level.
  • the power supplies 53 and 54 shift the input signals in 11 and in 12 that change between the low potential power supply Vss level and the intermediate voltage Vb level to a signal which changes between the intermediate voltage Vb level and the high potential power supply Vdd level.
  • the shifted signals are supplied to the first NAND circuit 51 .
  • the second NAND circuit 52 has a first input terminal that receives the input signal in 11 , a second input terminal that receives the input signal in 12 , and an output terminal connected to the node N 2 .
  • the first NAND circuit 51 receives the shifted signal and outputs an output signal with the high potential power supply Vdd level.
  • the second NAND circuit 52 receives the input signals in 11 and in 12 with the low potential power supply level and outputs an output signal with the intermediate voltage Vb level.
  • the potential at the node N 1 is set to the high potential power supply Vdd level and the potential at the node N 2 is set to the intermediate voltage Vb level.
  • the CMOS inverter circuit 11 i.e. NAND circuit 50
  • the first NAND circuit 51 receives the shifted signal and outputs an output signal with the intermediate voltage Vb level.
  • the second NAND circuit 52 receives the input signals in 11 and in 12 with the intermediate voltage Vb level and outputs an output signal with the low potential power supply Vss level.
  • the potential at the node N 1 is set to the intermediate voltage Vb level
  • the potential at the node N 2 is set to the low potential power supply Vss level.
  • the CMOS inverter circuit 11 i.e. NAND circuit 50
  • the power supplies 53 and 54 shift the input signal in 11 to a signal with the high potential power supply Vdd level and the input signal in 12 to a signal with the intermediate voltage Vb level.
  • the first NAND circuit 51 receives the shifted signal and outputs an output signal with the high potential power supply Vdd level.
  • the second NAND circuit 52 receives the input signal in 11 with the intermediate voltage Vb level and the input signal in 12 with the low potential power supply Vss level and outputs an output signal with the intermediate voltage Vb level.
  • the potential at the node N 1 is set to the high potential power supply Vdd level and the potential at the node N 2 is set to the intermediate voltage Vb level.
  • the CMOS inverter circuit 11 then outputs an output signal OUT with the high potential power supply Vdd level.
  • the power supplies 53 and 54 shift the input signal in 11 to a signal with the intermediate voltage Vb level and shift the input signal in 12 to a signal with the high potential power supply Vdd level.
  • the first NAND circuit 51 receives the shifted signal and outputs an output signal with the high potential power supply Vdd level.
  • the second NAND circuit 52 receives the input signal in 11 with the low potential power supply Vss level and the input signal in 12 with the intermediate voltage Vb level and outputs an output with the intermediate voltage Vb level.
  • the potential at the node N 1 is set to the high potential power supply Vdd level
  • the potential at the node N 2 is set to the intermediate voltage Vb level.
  • the CMOS inverter circuit 11 then outputs an output signal OUT with the high potential power supply Vdd level.
  • the NAND circuit 50 outputs an output signal OUT with the low potential power supply Vss level in response to both of the input signals in 11 and in 12 with the intermediate voltage Vb level.
  • the NAND circuit 50 further outputs the output signal OUT with the high potential power supply Vdd level in response to the input signals in 11 and in 12 at least either of which has the low potential power supply Vss level.
  • FIG. 10 is circuit diagram of an op amp circuit 60 according to an eighth embodiment of the present invention.
  • the op amp circuit 60 includes an input circuit 61 and the output circuit 10 a of FIG. 4 .
  • the input circuit 61 is equipped with PMOS transistors TP 25 and TP 26 , NMOS transistors TN 24 to TN 28 , and resistors R 3 to R 5 .
  • the NMOS transistors TN 24 and TN 25 have their sources that are connected together and connected to the low potential power supply Vss through the NMOS transistor TN 26 .
  • the NMOS transistors TN 26 and TN 27 have their gates connected together and form a current mirror circuit 62 .
  • the NMOS transistor TN 27 has its drain and gate connected to the high potential power supply Vdd and the resistor R 3 and a source connected to the low potential power supply Vss.
  • the NMOS transistor TN 26 and T 27 and the resistor R 3 form a constant current source.
  • the NMOS transistor TN 24 has a drain connected to the high potential power supply Vdd through the NMOS transistor TN 28 and the PMOS transistor TP 25 and a gate, which acts as the inverted input terminal of the op amp circuit 60 , for receiving an input signal in 22 .
  • the input signal in 22 changes between the intermediate voltage Vb level and the low potential power supply Vss level.
  • the NMOS transistor TN 25 has a drain connected to the intermediate voltage Vb through the resistor R 5 and a gate, which act as the non-inverted input terminal, for receiving an input signal in 21 .
  • the input signal in 21 changes between the intermediate voltage Vb level and the low potential. power supply Vss level.
  • the PMOS transistors TP 25 and TP 26 have their gates connected together and form a current mirror circuit 63 .
  • the PMOS transistor TP 25 has a drain connected to its own gate and its source connected to the high potential power supply Vdd.
  • the PMOS transistor TP 26 has a source connected to the high potential power supply Vdd and a drain connected to the intermediate voltage Vb through the resistor R 4 .
  • a node N 11 between the PMOS transistor TP 26 and the resistor R 4 is connected to the input terminal at the first inverter circuit 15 .
  • the potential at the node N 11 is supplied to the first inverter 15 as the first input signal in 1 .
  • a node N 12 between the NMOS transistor TN 25 and the resistor R 5 is connected to the input at the second inverter circuit 16 .
  • the potential at the node N 12 is supplied to the second inverter circuit 16 as the second input signal in 2 .
  • the resistors R 4 and R 5 maintain the potential difference between the nodes N 11 and N 12 in the intermediate voltage Vb level (2.5 V). For example, when the potential at the node N 11 rises to about the high potential power supply Vdd level, the potential at the node N 12 rises to about the intermediate voltage Vb level. Further, when the potential at the node N 12 drops to about the low potential power supply Vss level, the potential at the node N 11 drops to about the intermediate voltage Vb level.
  • the operation of the op amp circuit 60 in which the level of the input signal in 22 is higher than the level of the input signal in 21 will be described.
  • the current drive capacity of the NMOS transistor TN 24 becomes higher than that of the NMOS transistor TN 25 .
  • the source potential of the NMOS transistor TN 28 drops and the current drive capacity of the transistor N 28 increases.
  • the drain current of the PMOS transistor TP 25 (and PMOS transistor T 26 ) increases.
  • the current drive capacity of the NMOS transistor TN 25 is suppressed and the drain current of the NMOS transistor TN 25 is reduced.
  • the output circuit 10 a outputs an output signal OUT that drops to about the low potential power supply Vss level.
  • the operation of the op amp 60 in which the level of the input signal in 22 is lower than that of the input signal in 21 will now be described.
  • the current drive capacity of the NMOS transistor TN 24 becomes lower than that of the NMOS transistor TN 25 .
  • the current drive capacity of the NMOS transistor TN 28 is suppressed and the drain current of the PMOS transistor TP 25 (and PMOS transistor P 26 ) is reduced.
  • the current drive capacity of the NMOS transistor T 25 increases since the level of the input signal in 21 is higher than that of the input signal in 22 , the current drive capacity of the NMOS transistor T 25 increases.
  • the output circuit 10 a outputs an output signal OUT that rises to about the high potential power supply Vdd level.
  • the voltage supplied to the input terminal (i.e., the gates of the transistors TP 1 and TN 1 ) of the CMOS inverter circuit 11 may be a fixed or variable voltage between the voltage lower than the high potential power supply Vdd level only for the threshold of the PMOS transistor TP 1 and the voltage higher than the low potential power supply Vss level only for the threshold of the NMOS transistor TN 1 .
  • the output circuit 10 of FIG. 2 may be used instead of the output circuit 10 a of FIG. 4 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
US09/221,989 1998-06-01 1998-12-29 Transistor output circuit Expired - Lifetime US6249169B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10-151627 1998-06-01
JP15162798A JP3954198B2 (ja) 1998-06-01 1998-06-01 出力回路、レベルコンバータ回路、論理回路、及び、オペアンプ回路

Publications (1)

Publication Number Publication Date
US6249169B1 true US6249169B1 (en) 2001-06-19

Family

ID=15522683

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/221,989 Expired - Lifetime US6249169B1 (en) 1998-06-01 1998-12-29 Transistor output circuit

Country Status (5)

Country Link
US (1) US6249169B1 (zh)
JP (1) JP3954198B2 (zh)
KR (1) KR100360704B1 (zh)
FR (1) FR2779293B1 (zh)
TW (1) TW535357B (zh)

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6373283B2 (en) * 2000-03-01 2002-04-16 Sanyo Electric Co., Ltd. Level conversion circuit as well as semiconductor device and display unit comprising the same
US6535046B2 (en) * 1999-07-21 2003-03-18 Infineon Technologies Ag Integrated semiconductor circuit with an increased operating voltage
US6556047B2 (en) 2001-03-19 2003-04-29 Stmicroelectronics S.A. Circuit for shifting switching signals
GB2396983A (en) * 2002-12-31 2004-07-07 Realtek Semiconductor Corp High voltage CMOS input/output circuits using fast low voltage transistors
US7091755B1 (en) * 2004-09-17 2006-08-15 Xilinx, Inc. Low voltage input circuit with high voltage tolerance capability
US20090072907A1 (en) * 2002-01-17 2009-03-19 Semiconductor Energy Laboratory Co., Ltd. Electric circuit
US20090224817A1 (en) * 2008-03-07 2009-09-10 Kabushiki Kaisha Toshiba Semiconductor integrated device
US20110148948A1 (en) * 2005-02-23 2011-06-23 Pixtronix, Inc. Circuits for controlling display apparatus
US20110164067A1 (en) * 2010-01-05 2011-07-07 Pixtronix, Inc. Circuits for controlling display apparatus
EP2527903A1 (en) * 2006-06-05 2012-11-28 Pixtronix Inc. Circuits for controlling display apparatus
US8482496B2 (en) 2006-01-06 2013-07-09 Pixtronix, Inc. Circuits for controlling MEMS display apparatus on a transparent substrate
US8519923B2 (en) 2005-02-23 2013-08-27 Pixtronix, Inc. Display methods and apparatus
US8519945B2 (en) 2006-01-06 2013-08-27 Pixtronix, Inc. Circuits for controlling display apparatus
US8526096B2 (en) 2006-02-23 2013-09-03 Pixtronix, Inc. Mechanical light modulators with stressed beams
US8599463B2 (en) 2008-10-27 2013-12-03 Pixtronix, Inc. MEMS anchors
EP2908434A1 (en) * 2009-07-22 2015-08-19 Qualcomm Incorporated Level shifters and high volatge logic circuits
US9135868B2 (en) 2005-02-23 2015-09-15 Pixtronix, Inc. Direct-view MEMS display devices and methods for generating images thereon
US9134552B2 (en) 2013-03-13 2015-09-15 Pixtronix, Inc. Display apparatus with narrow gap electrostatic actuators
US9158106B2 (en) 2005-02-23 2015-10-13 Pixtronix, Inc. Display methods and apparatus
US9176318B2 (en) 2007-05-18 2015-11-03 Pixtronix, Inc. Methods for manufacturing fluid-filled MEMS displays
US9229222B2 (en) 2005-02-23 2016-01-05 Pixtronix, Inc. Alignment methods in fluid-filled MEMS displays
US9261694B2 (en) 2005-02-23 2016-02-16 Pixtronix, Inc. Display apparatus and methods for manufacture thereof
US9336732B2 (en) 2005-02-23 2016-05-10 Pixtronix, Inc. Circuits for controlling display apparatus
US9500853B2 (en) 2005-02-23 2016-11-22 Snaptrack, Inc. MEMS-based display apparatus
CN108781071A (zh) * 2017-02-23 2018-11-09 深圳市汇顶科技股份有限公司 方波产生方法及方波产生电路
EP3923479A4 (en) * 2020-03-24 2022-06-08 Changxin Memory Technologies, Inc. DYNAMIC CONTROL CONVERSION CIRCUIT
CN117559769A (zh) * 2024-01-12 2024-02-13 苏州贝克微电子股份有限公司 一种外接电源的芯片内部电压生成电路

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI238600B (en) * 2000-03-01 2005-08-21 Sanyo Electric Co Level converting circuit, semiconductor device and display apparatus having such level converting circuit
KR100430369B1 (ko) * 2002-05-03 2004-05-04 (주) 텔트론 초고주파 디프랜셜 스위치회로
JP4787554B2 (ja) * 2005-07-01 2011-10-05 パナソニック株式会社 入出力回路装置
US7868657B1 (en) * 2009-07-22 2011-01-11 Qualcomm, Incorporated High voltage logic circuits
JP5987619B2 (ja) * 2012-10-04 2016-09-07 株式会社ソシオネクスト 出力回路
JP7136622B2 (ja) * 2018-07-30 2022-09-13 日清紡マイクロデバイス株式会社 レベル変換回路
TWI686784B (zh) * 2019-02-25 2020-03-01 奇景光電股份有限公司 輸出緩衝器及其操作方法

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62149218A (ja) 1985-12-23 1987-07-03 Nec Corp 高耐圧ｃｍｏｓ回路
US5012141A (en) * 1984-07-31 1991-04-30 Yamaha Corporation Signal delay device using CMOS supply voltage control
JPH06326591A (ja) 1993-05-14 1994-11-25 Fujitsu Ltd 半導体集積回路
US5465054A (en) 1994-04-08 1995-11-07 Vivid Semiconductor, Inc. High voltage CMOS logic using low voltage CMOS process
JPH09172368A (ja) 1995-12-19 1997-06-30 Nippon Telegr & Teleph Corp <Ntt> 半導体出力回路
JPH09246945A (ja) 1996-03-14 1997-09-19 Nippon Telegr & Teleph Corp <Ntt> 出力レベル変換回路
US5923069A (en) * 1996-07-12 1999-07-13 Lg Semicon Co., Ltd. Voltage level detecting circuit
US5939937A (en) * 1997-09-29 1999-08-17 Siemens Aktiengesellschaft Constant current CMOS output driver circuit with dual gate transistor devices

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0774616A (ja) * 1993-07-06 1995-03-17 Seiko Epson Corp 信号電圧レベル変換回路及び出力バッファ回路

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5012141A (en) * 1984-07-31 1991-04-30 Yamaha Corporation Signal delay device using CMOS supply voltage control
JPS62149218A (ja) 1985-12-23 1987-07-03 Nec Corp 高耐圧ｃｍｏｓ回路
JPH06326591A (ja) 1993-05-14 1994-11-25 Fujitsu Ltd 半導体集積回路
US5465054A (en) 1994-04-08 1995-11-07 Vivid Semiconductor, Inc. High voltage CMOS logic using low voltage CMOS process
JPH09172368A (ja) 1995-12-19 1997-06-30 Nippon Telegr & Teleph Corp <Ntt> 半導体出力回路
JPH09246945A (ja) 1996-03-14 1997-09-19 Nippon Telegr & Teleph Corp <Ntt> 出力レベル変換回路
US5923069A (en) * 1996-07-12 1999-07-13 Lg Semicon Co., Ltd. Voltage level detecting circuit
US5939937A (en) * 1997-09-29 1999-08-17 Siemens Aktiengesellschaft Constant current CMOS output driver circuit with dual gate transistor devices

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Patent Abstracts of Japan, vol. 1995, No. 6, (JP 07-074616 A), Jul. 31, 1995, 1 page.

Cited By (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6535046B2 (en) * 1999-07-21 2003-03-18 Infineon Technologies Ag Integrated semiconductor circuit with an increased operating voltage
US6373283B2 (en) * 2000-03-01 2002-04-16 Sanyo Electric Co., Ltd. Level conversion circuit as well as semiconductor device and display unit comprising the same
US6531893B2 (en) 2000-03-01 2003-03-11 Sanyo Electric Co., Ltd. Level conversion circuit as well as semiconductor device and display unit comprising the same
US6556047B2 (en) 2001-03-19 2003-04-29 Stmicroelectronics S.A. Circuit for shifting switching signals
US20090072907A1 (en) * 2002-01-17 2009-03-19 Semiconductor Energy Laboratory Co., Ltd. Electric circuit
US8085028B2 (en) 2002-01-17 2011-12-27 Semiconductor Energy Laboratory Co., Ltd. Method of driving a semiconductor device
US7764058B2 (en) 2002-01-17 2010-07-27 Semiconductor Energy Laboratory Co., Ltd. Source follower circuit
US8314601B2 (en) 2002-01-17 2012-11-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device and electronic device
US20110018592A1 (en) * 2002-01-17 2011-01-27 Semiconductor Energy Laboratory Co., Ltd. Electric Circuit
GB2396983A (en) * 2002-12-31 2004-07-07 Realtek Semiconductor Corp High voltage CMOS input/output circuits using fast low voltage transistors
US6853236B1 (en) 2002-12-31 2005-02-08 Realtek Semiconductor Corp. Circuit apparatus operable under high voltage
GB2396983B (en) * 2002-12-31 2005-06-22 Realtek Semiconductor Corp Circuit apparatus operable under high voltage
US7091755B1 (en) * 2004-09-17 2006-08-15 Xilinx, Inc. Low voltage input circuit with high voltage tolerance capability
US9087486B2 (en) 2005-02-23 2015-07-21 Pixtronix, Inc. Circuits for controlling display apparatus
US9500853B2 (en) 2005-02-23 2016-11-22 Snaptrack, Inc. MEMS-based display apparatus
US20110148948A1 (en) * 2005-02-23 2011-06-23 Pixtronix, Inc. Circuits for controlling display apparatus
US9336732B2 (en) 2005-02-23 2016-05-10 Pixtronix, Inc. Circuits for controlling display apparatus
US9274333B2 (en) 2005-02-23 2016-03-01 Pixtronix, Inc. Alignment methods in fluid-filled MEMS displays
US9261694B2 (en) 2005-02-23 2016-02-16 Pixtronix, Inc. Display apparatus and methods for manufacture thereof
US8519923B2 (en) 2005-02-23 2013-08-27 Pixtronix, Inc. Display methods and apparatus
US9229222B2 (en) 2005-02-23 2016-01-05 Pixtronix, Inc. Alignment methods in fluid-filled MEMS displays
US9177523B2 (en) 2005-02-23 2015-11-03 Pixtronix, Inc. Circuits for controlling display apparatus
US9158106B2 (en) 2005-02-23 2015-10-13 Pixtronix, Inc. Display methods and apparatus
US9135868B2 (en) 2005-02-23 2015-09-15 Pixtronix, Inc. Direct-view MEMS display devices and methods for generating images thereon
US8482496B2 (en) 2006-01-06 2013-07-09 Pixtronix, Inc. Circuits for controlling MEMS display apparatus on a transparent substrate
US8519945B2 (en) 2006-01-06 2013-08-27 Pixtronix, Inc. Circuits for controlling display apparatus
US8526096B2 (en) 2006-02-23 2013-09-03 Pixtronix, Inc. Mechanical light modulators with stressed beams
US9128277B2 (en) 2006-02-23 2015-09-08 Pixtronix, Inc. Mechanical light modulators with stressed beams
EP2527903A1 (en) * 2006-06-05 2012-11-28 Pixtronix Inc. Circuits for controlling display apparatus
US9176318B2 (en) 2007-05-18 2015-11-03 Pixtronix, Inc. Methods for manufacturing fluid-filled MEMS displays
US7839198B2 (en) * 2008-03-07 2010-11-23 Kabushiki Kaisha Toshiba Semiconductor integrated device
US20090224817A1 (en) * 2008-03-07 2009-09-10 Kabushiki Kaisha Toshiba Semiconductor integrated device
US8599463B2 (en) 2008-10-27 2013-12-03 Pixtronix, Inc. MEMS anchors
US9182587B2 (en) 2008-10-27 2015-11-10 Pixtronix, Inc. Manufacturing structure and process for compliant mechanisms
US9116344B2 (en) 2008-10-27 2015-08-25 Pixtronix, Inc. MEMS anchors
EP2908434A1 (en) * 2009-07-22 2015-08-19 Qualcomm Incorporated Level shifters and high volatge logic circuits
US9082353B2 (en) 2010-01-05 2015-07-14 Pixtronix, Inc. Circuits for controlling display apparatus
US20110164067A1 (en) * 2010-01-05 2011-07-07 Pixtronix, Inc. Circuits for controlling display apparatus
US9134552B2 (en) 2013-03-13 2015-09-15 Pixtronix, Inc. Display apparatus with narrow gap electrostatic actuators
US10622985B2 (en) 2017-02-23 2020-04-14 Shenzhen GOODIX Technology Co., Ltd. Square wave generating method and square wave generating circuit
EP3425799A4 (en) * 2017-02-23 2019-05-08 Shenzhen Goodix Technology Co., Ltd. RECTANGULAR CELL GENERATION METHOD AND RECTANGULAR CELL GENERATION CIRCUIT
CN108781071A (zh) * 2017-02-23 2018-11-09 深圳市汇顶科技股份有限公司 方波产生方法及方波产生电路
US10979040B2 (en) 2017-02-23 2021-04-13 Shenzhen GOODIX Technology Co., Ltd. Square wave generating method and square wave generating circuit
CN114826217A (zh) * 2017-02-23 2022-07-29 深圳市汇顶科技股份有限公司 方波产生方法及方波产生电路
CN114826217B (zh) * 2017-02-23 2023-07-07 深圳市汇顶科技股份有限公司 方波产生方法及方波产生电路
EP3923479A4 (en) * 2020-03-24 2022-06-08 Changxin Memory Technologies, Inc. DYNAMIC CONTROL CONVERSION CIRCUIT
US11437996B2 (en) 2020-03-24 2022-09-06 Changxin Memory Technologies, Inc. Dynamic control conversion circuit
CN117559769A (zh) * 2024-01-12 2024-02-13 苏州贝克微电子股份有限公司 一种外接电源的芯片内部电压生成电路
CN117559769B (zh) * 2024-01-12 2024-03-26 苏州贝克微电子股份有限公司 一种外接电源的芯片内部电压生成电路

Also Published As

Publication number Publication date
TW535357B (en) 2003-06-01
KR100360704B1 (ko) 2003-02-17
JP3954198B2 (ja) 2007-08-08
KR20000004886A (ko) 2000-01-25
FR2779293B1 (fr) 2002-05-17
FR2779293A1 (fr) 1999-12-03
JPH11346150A (ja) 1999-12-14

Similar Documents

Publication Publication Date Title
US6249169B1 (en) Transistor output circuit
US6064227A (en) Output buffer circuit having low breakdown voltage
US5128560A (en) Boosted supply output driver circuit for driving an all N-channel output stage
US5808505A (en) Substrate biasing circuit having controllable ring oscillator
US6075404A (en) Substrate biasing circuit and semiconductor integrated circuit device
US7368969B2 (en) Level shift circuit and semiconductor device
JP3731322B2 (ja) レベルシフト回路
US5469099A (en) Power-on reset signal generator and operating method thereof
US5565811A (en) Reference voltage generating circuit having a power conserving start-up circuit
US6683445B2 (en) Internal power voltage generator
EP1469603B1 (en) Slew rate controlled output buffer circuit
US6791391B2 (en) Level shifting circuit
US5877635A (en) Full-swing buffer circuit with charge pump
JPH0257734B2 (zh)
JPH11177398A (ja) 遅延回路
US6677798B2 (en) High speed voltage level shifter
KR950003911B1 (ko) 기판 바이어스 발생장치
US6750696B2 (en) Level conversion circuit converting logic level of signal
JP2575956B2 (ja) 基板バイアス回路
US5705946A (en) Low power low voltage level shifter
US6456513B2 (en) Voltage conversion circuit and control circuit therefor
US5929679A (en) Voltage monitoring circuit capable of reducing power dissipation
US6794905B2 (en) CMOS inverter
CN113541606B (zh) 振荡电路以及半导体集成电路
US6380792B1 (en) Semiconductor integrated circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OKADA, KOJI;REEL/FRAME:009696/0111

Effective date: 19981113

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0876

Effective date: 20081104

Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0876

Effective date: 20081104

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024804/0269

Effective date: 20100401

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: SPANSION LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:031205/0461

Effective date: 20130829

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK

Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429

Effective date: 20150312

AS Assignment

Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPANSION, LLC;REEL/FRAME:036030/0682

Effective date: 20150601

AS Assignment

Owner name: SPANSION LLC, CALIFORNIA

Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001

Effective date: 20160811

Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001

Effective date: 20160811

AS Assignment

Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:040911/0238

Effective date: 20160811

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470

Effective date: 20150312