US5420602A - Method and apparatus for driving display panel - Google Patents

Method and apparatus for driving display panel Download PDF

Info

Publication number
US5420602A
US5420602A US07/995,293 US99529392A US5420602A US 5420602 A US5420602 A US 5420602A US 99529392 A US99529392 A US 99529392A US 5420602 A US5420602 A US 5420602A
Authority
US
United States
Prior art keywords
discharge
electrodes
display
cells
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
US07/995,293
Other languages
English (en)
Inventor
Yoshikazu Kanazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Plasma Patent Licensing Co Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=27334009&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=US5420602(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: KANAZAWA, YOSHIKAZU
Application granted granted Critical
Publication of US5420602A publication Critical patent/US5420602A/en
Priority to US08/815,974 priority Critical patent/USRE37444E1/en
Assigned to HITACHI, LTD. reassignment HITACHI, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Assigned to HITACHI PLASMA PATENT LICENSING CO., LTD. reassignment HITACHI PLASMA PATENT LICENSING CO., LTD. TRUST AGREEMENT REGARDING PATENT RIGHTS, ETC. DATED JULY 27, 2005 AND MEMORANDUM OF UNDERSTANDING REGARDING TRUST DATED MARCH 28, 2007 Assignors: HITACHI LTD.
Assigned to HITACHI PLASMA PATENT LICENSING CO., LTD. reassignment HITACHI PLASMA PATENT LICENSING CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI LTD.
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/292—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for reset discharge, priming discharge or erase discharge occurring in a phase other than addressing
    • G09G3/2927—Details of initialising
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/293—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for address discharge
    • G09G3/2932—Addressed by writing selected cells that are in an OFF state
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/293—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for address discharge
    • G09G3/2935—Addressed by erasing selected cells that are in an ON state
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G09G3/2944—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge by varying the frequency of sustain pulses or the number of sustain pulses proportionally in each subfield of the whole frame
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G09G3/2946—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge by introducing variations of the frequency of sustain pulses within a frame or non-proportional variations of the number of sustain pulses in each subfield
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/296—Driving circuits for producing the waveforms applied to the driving electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/298—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/298—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels
    • G09G3/2983—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels using non-standard pixel electrode arrangements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0216—Interleaved control phases for different scan lines in the same sub-field, e.g. initialization, addressing and sustaining in plasma displays that are not simultaneous for all scan lines
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0218—Addressing of scan or signal lines with collection of electrodes in groups for n-dimensional addressing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/061—Details of flat display driving waveforms for resetting or blanking
    • G09G2310/063—Waveforms for resetting the whole screen at once
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0228—Increasing the driving margin in plasma displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0238—Improving the black level
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G09G2320/046—Dealing with screen burn-in prevention or compensation of the effects thereof
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0606—Manual adjustment
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0626—Adjustment of display parameters for control of overall brightness
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/297—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using opposed discharge type panels

Definitions

  • the present invention relates to a technique of driving a display panel composed of display elements having a memory function, and particularly, to a method of and an apparatus for driving an alternating current (AC) plasma display panel (PDP), which provides multiple intensity levels and adjusts the luminance of a full color image plane.
  • AC alternating current
  • PDP plasma display panel
  • a pulse (a write pulse) having a high voltage (a write voltage) is applied to cause discharge and produce wall charges.
  • a pulse (a sustain discharge pulse) having a low voltage (a sustain discharge voltage) whose polarity is opposite to that of the high voltage and which is lower than the high voltage is applied to enhance the accumulated wall charges.
  • the potential of the wall charges with respect to a discharge space exceeds a discharge threshold voltage to start discharging.
  • the cell can continuously discharge if sustain discharge pulses, having opposite polarities, are alternately applied to the cell. This phenomenon is called a memory effect or a memory drive.
  • the AC PDP enables various image data to be displayed by utilizing such a memory effect.
  • AC PDPs are classified into a two-electrode type employing two electrodes for carrying out selective discharge (addressing discharge) and sustain discharge, and a three-electrode type additionally employing a third electrode to carry out addressing discharge.
  • a phosphor located within each cell is excited by ultraviolet rays generated due to a discharge between different kinds of electrodes.
  • this phosphor is relatively fragile against a hitting of ions, i.e., positive charges are also generated due to the discharge.
  • the former two-electrode type PDP has a construction such that the ions collide directly with the phosphor, and therefore the life of the phosphor is likely to become shortened.
  • a surface-discharge with high voltage is carried out between a first-electrode and a second electrode, each located in the same plane.
  • the phosphor at the side of the third electrode is avoided from the direct and strong bombardment of ions, and consequently a life of the phosphors is likely to become longer.
  • the three-electrode PDP is advantageous in displaying color (full color) image with multiple intensity levels. Accordingly, as the color PDP, the three-electrode type is currently used.
  • the amount of emission (luminance) of the three-electrode PDP is determined by the number of pulses applied to the PDP.
  • FIG. 1 is a plan view schematically showing a conventional three-electrode and surface-discharge PDP.
  • numeral 1 is a panel
  • 2 is an X electrode
  • 3 1 , 3 2 , - - - , 3 K , - - - , 3 1000 are Y electrodes
  • 4 1 , 4 2 , - - - 4 K , - - - 4 M are addressing electrodes.
  • a cell 5 is formed at each intersection where a pair of the X and Y electrodes crosses one of the addressing electrodes, to provide M ⁇ 1000 cells 5 in total.
  • Numeral 6 is a wall for partitioning the cells 5, and 7 1 to 7 1000 are display lines.
  • FIG. 2 is a sectional view schematically showing the basic structure of the cell 5.
  • Numeral 8 is a front glass substrate
  • 9 is a rear glass substrate
  • 10 is a dielectric layer for covering the X electrode 2 and Y electrode 3 k
  • 11 is a protective film of an MgO film or the like
  • 12 is a phosphor
  • 13 is a discharge space.
  • FIG. 3 shows the conventional PDP of FIG. 1 and its peripheral circuits.
  • Numeral 14 is an X driver circuit for supplying a write pulse and a sustain discharge pulse to the X electrode 2
  • 15 1 to 15 4 are Y driver ICs for supplying addressing pulses to the Y electrodes 3 1 to 3 1000
  • 16 is a Y driver circuit for supplying pulses other than the addressing pulses to the Y electrodes 3 1 to 3 1000
  • 17 1 to 17 5 are addressing driver ICs for supplying addressing pulses to the addressing electrodes 4 1 to 4 M
  • 18 is a control circuit for controlling the X driver circuit 14, Y driver ICs 15 1 to 15 4 , Y driver circuit 16, and addressing driver ICs 17 1 to 17 5 .
  • FIG. 4 is a waveform diagram showing a first conventional method of driving the PDP of FIG. 1. More precisely, this figure shows a drive cycle of a conventional "sequential line driving and self-erase addressing" method.
  • This method selects one of the display lines to write display data thereto during the drive cycle.
  • the Y electrode of the selected line is set to a ground level (GND: 0 V), and the Y electrodes of the other display lines (unselected lines) are set to a potential level of Vs.
  • a write pulse 19 having a voltage of Vw is applied to the X electrode 2, to discharge all cells of the selected line.
  • a voltage difference between the X and Y electrodes of the selected line is Vw
  • a voltage difference between the X and Y electrodes of the unselected lines is Vw-Vs.
  • the protective film, 11, e.g., an MgO film over the X electrode 2 of the selected line accumulates negative wall charges
  • the MgO film over the Y electrode of the selected line accumulates positive wall charges. Since the polarities of these wall charges are to reduce an electric field in the discharge space, the discharge quickly converges and ends within about a microsecond.
  • Sustain discharge pulses 20 and 21 are alternately applied to the X and Y electrodes of the selected line, so that the accumulated wall charges are added to the voltages applied to the electrodes, to repeat sustain discharge in cells except those that are not turned ON (not in light emission).
  • the first sustain discharge pulse 20a is applied to the X electrode 2, to accumulate positive wall charges in the MgO film over the X electrode 2 of the selected line, and negative wall charges in the MgO film over the Y electrode of the selected line.
  • an addressing pulse (an erase pulse) 22 having a positive voltage of Va is selectively applied to the addressing electrodes of the cells not to be turned ON.
  • sustain discharge occurs in every cell of the selected line, and in particular, the cells that have received the positive addressing pulse 22 through the addressing electrodes cause discharge between the addressing electrodes and the Y electrode, to excessively accumulate positive wall charges in the MgO film over the Y electrode.
  • the voltage of the wall charges induces discharge when the external voltages are removed, i.e., when the potential of the X and Y electrodes is returned to Vs and that of the addressing electrodes to GND. This causes self-erase discharge to dissipate the wall charges in the cells not to be turned ON. Accordingly, from this moment, the sustain discharge pulses 20 and 21 will never cause sustain discharge in the cells not to be turned ON.
  • the erase pulse (addressing pulse) 22 is not applied to the corresponding addressing electrodes, to cause no self-erase discharge in these cells. Accordingly, the sustain discharge pulses 20 and 21 repeatedly cause sustain discharge in the cells turned ON.
  • Numeral 23 is a sustain discharge pulse applied to the Y electrodes of the unselected lines.
  • FIG. 5 is a time chart showing the write operation.
  • "W” is a write cycle
  • "S” is a sustain discharge cycle
  • "s” is a sustain discharge cycle of a preceding frame (field).
  • FIG. 6 is a waveform diagram showing a second conventional method of driving the PDP of FIG. 1. More precisely, the figure shows a frame of a conventional "separately addressing and sustain-discharging type self-erase addressing" method.
  • This method divides the frame into a total write period, an addressing period, and a sustain discharge period.
  • the potential of the Y electrodes 3 1 to 3 1000 is set to GND, and a write pulse 24 having a voltage of Vw is applied to the X electrode 2, to cause discharge in all cells of all of the display lines.
  • the Y electrodes 3 1 to 3 1000 are then returned to Vs, and a sustain discharge pulse 25 is applied to the X electrode 2, to cause sustain discharge in every cell.
  • display data are sequentially written to the display lines from the display line 7 1 .
  • an addressing pulse 26 1 having a level of GND is applied to the Y electrode 3 1
  • an addressing pulse 27 having a voltage of Va is applied to selected ones of the addressing electrodes 4 1 to 4 M that correspond to cells not to be turned ON of the display line 7 1 , to cause self-erase discharge in these cells. This completes the write operation of the display line 7 1 .
  • Numerals 26 2 to 26 1000 are addressing pulses sequentially and separately applied to the Y electrodes 3 2 to 3 1000 .
  • sustain discharge pulses 28 and 29 are alternately applied to the Y electrodes 3 1 to 3 1000 and X electrode 2, to carry out sustain discharge to display an image for the frame.
  • the length of the sustain discharge period determines luminance.
  • FIG. 7 shows a method of realizing 16 intensity levels as an example of the multiple intensity level displaying technique.
  • a frame is divided into four subframes (subfields) SF1, SF2, SF3, and SF4.
  • total write periods Tw1, Tw2, Tw3, and Tw4 are equal to one another, and addressing periods Ta1, Ta2, Ta3, and Ta4 are also equal to one another.
  • Sustain discharge periods Td1, Td2, Td3, and Td4 are at a ratio of 1:2:4:8.
  • the 16 intensity levels are achieved by selectively combining the subframes to turn cells ON.
  • FIG. 8 is a waveform diagram showing a third conventional method of driving the PDP of FIG. 1. More precisely, the figure shows a drive cycle of a conventional "sequential line driving and selective-write addressing" method.
  • a negative voltage (-V s ) is applied to X and Y electrodes. Therefore, in FIG. 8, each potential of X and Y electrode is set to GND level or (-V s ).
  • This method applies a narrow erase pulse 30 to the Y electrode of a selected line, to turn OFF cells that are ON.
  • An addressing pulse (a write pulse) 31 of a voltage (-V s ) is applied to the Y electrode of the selected line, while the potential of the Y electrodes of the other unselected lines is kept at a ground (GND) level.
  • An addressing pulse (a write pulse) 32 having a voltage of Va is applied to the addressing electrodes of cells to be turned ON, to discharge these cells.
  • Sustain discharge pulses 33 and 34 are alternately applied to the X electrode and the Y electrode of the selected line, to repeatedly cause sustain discharge to write display data to the selected display line.
  • Numeral 35 is a sustain discharge pulse applied to the Y electrodes of the unselected lines.
  • display data are written by self-erase discharge.
  • the self-erase discharge occurs in the vicinity of the X and Y electrodes of each target cell at first, and gradually expands outwardly. If the cell in question has a high discharge start voltage, the cell does not accumulate sufficient wall charges, to insufficiently cause self-erase discharge. This causes an erase error, which leads to a write error of display data.
  • wall charges remaining in a cell in which neutralizing erase discharge has been just completed with the narrow erase pulse 30 may differ from wall charges remaining in a cell which has been OFF during a preceding frame.
  • Neutralizing wall charges produced in a cell by the application of the narrow erase pulse 30 do not always completely remove the wall charges. Namely, the erasing will be successful if a sum of the potential of the remaining wall charges and the potential of a sustain discharge pulse does not exceed the discharge start voltage. Namely, the erasing may be complete with some wall charges being left. This is the reason why wall charges remaining in a cell in which neutralizing erase discharge has been just completed by applying the narrow erase pulse 30 sometimes differ from wall charges remaining in a cell which has been OFF in a preceding frame.
  • spatial charges produced by the discharge may move toward the given cell and couple with the remaining wall charges of the given cell, to nearly zero the wall charges of the given cell.
  • This phenomenon fluctuates write voltages in cells, so that some cells may be correctly written but others may not at the same voltage, to thereby cause a write error of display data.
  • the above-mentioned luminance adjusting method causes problems when controlling intensity levels with use of separate addressing and sustain emission periods mentioned above.
  • the frequency of sustain discharge operations is about 30 KHz at the maximum
  • the number of sustain discharge cycles in subframes achieving 256 intensity levels are 2, 4, 8, 16, 32, 64, 128, and 256, respectively, because each cycle always involves two discharge operations.
  • the number of the sustain discharge cycles is 510 in total, and if the frequency of frames is 60 Hz, the maximum frequency of sustain discharge operations will be 30.6 KHz.
  • the minimum (LSB) subframe involves only two sustain discharge cycles, so that luminance is adjustable only in two levels between a maximum level and a half level. This is quite inconvenient.
  • the display must have a function of linearly adjusting luminance in multiple levels. This is a difficult function to achieve.
  • full color display data are usually provided as analog signals, so that a display unit such as a PDP employing digital control converts the analog signals into digital signals.
  • the analog signals may be amplified by 0% to 100%, to adjust luminance. This sort of processing of analog signals is not preferable because it may deteriorate the quality of the original signals.
  • the number of sustain discharge cycles is unchanged even when the luminance is adjusted. Therefore, a number of unnecessary sustain discharge pulses, each of which is not concerned with the discharge in actual, are periodically applied to electrodes. Thus, it will be difficult for the useless power consumption generated by these sustain discharge pulses to be reduced. Furthermore, even if the number of sustain discharge pulses can be successfully decreased, the number of total write operations for all cells remains unchanged. Accordingly, the relative ratio of luminance in total write period is likely to be increased as a whole. Consequently, in the case where the display is executed under lower luminance as a whole, the contrast is likely to become lower.
  • a first object of the present invention is to provide a method and an apparatus for driving a display panel such as a PDP, in which a write error of display data occurred due to an insufficiency of a self-erase discharge, etc., can be prevented and in which an image of excellent quality can be displayed.
  • a second object of the present invention is to provide an apparatus and method for driving a display panel utilizing a novel AC PDP of three-electrode and surface-discharge type, in which a write error occurred due to an insufficiency of a self-erase discharge, etc., can be prevented and in which an image of excellent quality can be displayed.
  • a third object of the present invention is to provide an apparatus and method for driving a display panel, in which the electric power consumption can be reduced and in which the lowering of contrast in the image plane can be prevented, in the case where the luminance control with multiple levels is carried out by driving the AC PDP of three-electrode and surface-discharge type advantageous for a full color display with multiple intensity levels.
  • the present invention is directed to an apparatus and method for driving the display panel having a first substrate, at least one display line involving first electrodes (e.g., X electrodes) and second electrodes (e.g., Y electrodes) disposed in parallel with each other on the first substrate, a second substrate facing the first substrate, and third electrodes (e.g., addressing electrodes) disposed on the second substrate and extending orthogonally to the first and second electrodes, in which the display by means of a light emission and write operation of the display data are executed by carrying out a write discharge utilizing a memory function for cells of at least one display line and by carrying out a sustain discharge for sustaining the write discharge.
  • first electrodes e.g., X electrodes
  • second electrodes e.g., Y electrodes
  • third electrodes e.g., addressing electrodes
  • the display panel according to the present invention is constituted by AC PDP in which the memory function of each cell can be realized by wall charges accumulated by means of the write discharge.
  • the method for driving the display panel according to the present invention includes a step of executing a write discharge for all cells of at least one display line selected by either one of the first and second electrodes and by the third electrode with use of the first and second electrodes; and a step of executing an erase discharge for all cells of said selected display line with use of the first and second electrodes, before the write discharge is carried out.
  • the method for driving the display panel sequentially selects the display lines one by one, carries out write discharge in all cells of the selected display line with use of the X and Y electrodes, carries out or does not carry out sustain discharge, applies an erase pulse to the X or Y electrode of the selected display line, to carry out erase discharge in all cells of the selected display line, and carries out write discharge in cells to be turned ON of the selected display line with use of the Y and addressing electrodes, to thereby write display data to the selected display line.
  • the method for driving the display panel sequentially selects a plurality of the display lines, carries out write discharge in all cells of the selected display lines with use of the X and Y electrodes, carries out or does not carry out sustain discharge, applies an erase pulse to the X or Y electrodes of the selected display lines, to carry out erase discharge in all cells of the selected display lines, and carries out write discharge in cells to be turned ON of the selected display lines with use of the Y and addressing electrodes, to thereby write display data to the selected display lines.
  • the method for driving the display panel carries out write discharge in all cells of all of the display lines with use of the X and Y electrodes, carries out or does not carry out sustain discharge, applies an erase pulse to the X or Y electrode of every display line, to carry out erase discharge in all cells of all of the display lines, sequentially selects the display lines one by one, carries out write discharge in cells to be turned ON of the selected display line with use of the Y and addressing electrodes, to thereby write display data to the selected display line, and after display data are written to all of the display lines, carries out sustain discharge in the cells turned ON of all of the display lines with use of the X and Y electrodes.
  • the method for driving the display panel carries out write discharge in all cells of all of the display lines with use of the X and Y electrodes, carries out or does not carry out sustain discharge, applies an erase pulse to the X or Y electrode of every display line, to carry out erase discharge in all cells of all of the display lines, sequentially selects the display lines one by one, carries out write discharge in cells to be turned ON of the selected display line with use of the Y and addressing electrodes, to thereby write display data to the selected display line, immediately applies a sustain discharge pulse to the x electrode, to carry out sustain discharge for stabilizing wall charges, and after display data are written to all of the display lines, carries out sustain discharge in the cells turned ON of all of the display lines with use of the X and Y electrodes.
  • the method for driving the display panel provides a plasma display panel comprising a first substrate, display lines each involving X and Y electrodes disposed in parallel with each other on the first substrate, a second substrate facing the first substrate, and addressing electrodes disposed on the second substrate and extending orthogonally to the X and Y electrodes.
  • the display lines are grouped into a plurality of blocks.
  • the X electrodes are connected together in each of the blocks.
  • the Y electrodes disposed in the respective display lines are independent of one another.
  • the method for driving the display panel carries out write discharge in all cells of all of the display lines with use of the X and Y electrodes, carries out or does not carry out sustain discharge, applies an erase pulse to the X or Y electrode of every display line, to carry out erase discharge in all cells of all of the display lines, sequentially selects the display lines one by one, carries out write discharge in cells to be turned ON of the selected display line with use of the Y and addressing electrodes, to thereby write display data to the selected display line, immediately applies a sustain discharge pulse to the X electrode of the block that contains the cells just turned ON, to carry out sustain discharge for stabilizing wall charges, and after display data are written to all of the display lines, carries out sustain discharge in the cells turned ON of all of the display lines with use of the X and Y electrodes.
  • the method for driving the display panel provides a method of driving a plasma display panel having a plurality of second electrodes that are sequentially selected and driven line by line and first electrodes that are driven by a single driver circuit and are disposed between every two adjacent ones of the second electrodes.
  • the method sets a voltage applied to the second electrodes of unselected lines to be lower than the potential of a sustain discharge pulse, of equal to an addressing voltage.
  • erase discharge is carried out with use of the first and second electrodes, just before the write discharge for all cells is executed.
  • the sustain discharge is carried out by applying a narrow pulse such that the erase discharge is not executed, immediately after the write discharge for all cells is executed.
  • the apparatus for driving the display panel comprises driving means which supplies a plurality of driving voltage pulses for executing write operation of the display data for the first, second and third electrodes; and control means which controls a sequence of supplying these plurality of driving voltage pulses. Further, the control means is operative to apply a write pulse for executing a write discharge for all cells of at least one display line selected by either one of the first and second electrodes and by the third electrode with use of the first and second electrodes, and to apply an erase pulse for executing an erase discharge for all cells of said selected display line with use of the first and second electrodes.
  • control means is operative to sequentially select the display lines one by one, to apply a write pulse for carrying out write discharge in all cells of the selected display line with use of the first and second electrodes, to apply a sustain pulse selectively for carrying out sustain discharge, to apply an erase pulse to the second or first electrode of the selected display line, to apply an erase pulse for carrying out erase discharge in all cells of the selected display line, and to carry out write discharge in cells to be turned ON of the selected display line with use of the second and third electrodes, to thereby write display data to the selected display line, by the driving means.
  • control means is operative to sequentially select a plurality of the display lines, to apply a write pulse for carrying out write discharge in all cells of the selected display lines with use of the first and second electrodes, to apply a sustain pulse selectively for carrying out sustain discharge, to apply an erase pulse to the second or first electrodes of the selected display lines, to apply an erase pulse for to carrying out erase discharge in all cells of the selected display lines, and to apply a write pulse for carrying out write discharge in cells to be turned ON of the selected display lines with use of the second and third electrodes, to thereby write display data to the selected display lines, by means of the driving means.
  • an insulation layer which separate the third electrode from the discharge space formed between the third electrode and the first and second electrodes, is provided, so that the wall charges can be accumulated on the insulation layer.
  • a frame that forms an image plane is made of a plurality of subframes, each of the subframes provides different luminance and includes an addressing period for rewriting display data and a sustain emission period for repeating an emission display operation according to the rewritten data, and the addressing and sustain emission periods are temporally separated from each other over the display elements, to provide the display elements with intensity levels and to enable the adjustment of luminance of the image plane.
  • the method is adapted to increase or decrease the numbers of sustain emission operations of the respective subframes at the same ratio, thereby controlling the luminance of the image plane.
  • the number of sustain emission operations of a given subframe is determined according to the number of sustain emission operations of another subframe whose weight of luminance is one rank heavier than that of the given subframe, namely, the number of sustain emission operations of a subframe whose weight of luminance is the heaviest among the subframes is determined at first, and according to this number, the number of sustain emission operations of another subframe whose weight of luminance is the second heaviest among the subframes is determined, and so on.
  • the number of sustain emission operations of a given subframe is set to be half of that of another subframe whose weight of luminance is one rank heavier than that of the given subframe.
  • fractions, if any, are rounded up or discarded when halving the number of sustain emission operations of a subframe whose weight of luminance is one rank heavier than that of a given subframe.
  • a frame that forms an image plane is made of a plurality of subframes, each of the subframes provides different luminance and includes an addressing period for rewriting display data and a sustain emission period for repeating an emission display operation according to the rewritten data, and the addressing and sustain emission periods are temporally separated from each other over the display elements, to provide the display elements with intensity levels and enable the adjustment of luminance of the image plane.
  • the apparatus comprises first means for determining the number of sustain emission operations of a subframe whose weight of luminance is the heaviest among the subframes; and second means for determining, according to the above determined number, the number of sustain emission operations of a subframe whose weight of luminance is the next heaviest among the subframes.
  • the apparatus further comprises means for stopping operations carried out in a subframe, if the number of sustain emission operations to be carried out in this subframe is zero as a result of luminance adjustment carried out by the first and second means.
  • the apparatus further comprises means for holding data according to which the number of sustain emission operations of the next subframe is determined; means for counting the number of sustain emission operations carried out in the present subframe; means for comparing the count with the held data; and means for providing an instruction to start the next subframe if the comparison means indicates agreement.
  • the above-mentioned first means has means for optionally setting the number of sustain emission operations of a subframe whose weight of luminance is the heaviest.
  • FIG. 1 is a plan view schematically showing an example of a conventional PDP
  • FIG. 2 is a sectional end view schematically showing the basic structure of a cell
  • FIG. 3 is a view showing the conventional PDP of FIG. 1 and peripheral circuits thereof;
  • FIG. 4 is a waveform diagram showing a first conventional method for driving the PDP of FIG. 1;
  • FIG. 5 is a time charge showing a method of selecting display lines
  • FIG. 6 is a waveform diagram showing a second conventional method of driving the PDP of FIG. 1;
  • FIG. 7 is a view explaining a method of displaying 16 intensity levels
  • FIG. 8 is a waveform diagram showing a third conventional method of driving the PDP of FIG. 1;
  • FIG. 9 is a schematic view showing an operational model in driving a display panel of the present invention.
  • FIG. 10 is a schematic view showing an operational model and drive waveform in driving a conventional two-electrode type PDP;
  • FIG. 11 is a schematic view showing an operational model and drive waveform in driving a conventional PDP of three-electrode and self-erase addressing type
  • FIG. 12 is a schematic view showing an operational model and drive waveform in driving a conventional PDP of three-electrode and selective-write addressing type
  • FIG. 13 is the layout of an X-Y-Y-X arrangement
  • FIGS. 14(a) and 14(b) are first models for explaining abnormal discharge
  • FIGS. 15(a) and 15(b) are second models for explaining abnormal discharge
  • FIGS. 16(a) and 16(b) are third models for explaining abnormal discharge
  • FIGS. 17(a) and 17(b) are fourth models for explaining abnormal discharge
  • FIG. 18 is a waveform diagram showing a first embodiment of the present invention.
  • FIG. 19 is a waveform diagram showing a second embodiment of the present invention.
  • FIG. 20 is a waveform diagram showing a third embodiment of the present invention.
  • FIG. 21 is a waveform diagram showing a fourth embodiment of the present invention.
  • FIG. 22 is a time chart showing an example of a method of selecting display lines according to a fourth embodiment of the present invention.
  • FIG. 23 is a waveform diagram showing a fifth embodiment of the present invention.
  • FIG. 24 is a waveform diagram showing a sixth embodiment of the present invention.
  • FIG. 25 is a view showing capacitance present between X and Y electrodes
  • FIG. 26 is a plan view schematically showing a seventh embodiment of the present invention.
  • FIG. 27 is a view showing a seventh embodiment of the present invention and peripheral circuits thereof;
  • FIG. 28 is a waveform diagram showing a method of driving a seventh embodiment of the present invention.
  • FIG. 29 is a waveform diagram showing a method of driving a seventh embodiment of the present invention.
  • FIG. 30 is a waveform diagram showing an eighth embodiment of the present invention.
  • FIGS. 31(a) to 31(c) are models each showing an operation of an eighth embodiment of the present invention.
  • FIG. 32 is another waveform diagram showing an eighth embodiment of the present invention.
  • FIGS. 33(a) to 33(c) are other models each showing an operation of an eighth embodiment of the present invention.
  • FIG. 34 is a block diagram showing a PDP employing an eighth embodiment of the present invention.
  • FIG. 35 is a view showing an arrangement including a Y scan driver and a Y driver
  • FIG. 36 is a waveform diagram showing an operation of FIG. 35;
  • FIG. 37 is a simplified view of FIG. 35;
  • FIG. 38 is a view showing an X driver in detail
  • FIG. 39 is a view showing an addressing driver in detail
  • FIG. 40 is a view showing another arrangement including a Y scan driver and a Y driver;
  • FIG. 41 is a waveform diagram showing an operation of FIG. 40.
  • FIG. 42 is a simplified view of FIG. 40
  • FIG. 43 is a view showing still another arrangement including a Y scan driver and a Y driver;
  • FIG. 44 is a sectional view showing a preferable PDP cell
  • FIG. 45 is a waveform diagram a ninth embodiment of the present invention.
  • FIG. 46 is a waveform diagram of a tenth embodiment of the present invention.
  • FIG. 47 is a waveform diagram of an eleventh embodiment of the present invention.
  • FIG. 48 is an operational model in driving an eleventh embodiment of the present invention shown in FIG. 47;
  • FIG. 49 is a waveform diagram of a twelfth embodiment of the present invention.
  • FIG. 50 is an operational model in driving a thirteenth embodiment of the present invention.
  • FIG. 51 is a waveform diagram of a thirteenth embodiment of the present invention.
  • FIG. 52 is a timing chart for explaining an example in which the present invention is applied to the adjusting of luminance of a PDP;
  • FIG. 53 is a block diagram showing a circuit that achieves the driving method of FIG. 52;
  • FIG. 54 is a timing chart explaining a conventional method of driving a PDP without adjusting luminance
  • FIG. 55 is a timing chart explaining a conventional method of driving a PDP with the luminance thereof being adjusted by erase discharge;
  • FIG. 56 is a view showing drive waveforms of the method of FIG. 55;
  • FIG. 57 is a timing chart for explaining a conventional method of driving a PDP with the luminance thereof being adjusted by thinning out sustain discharge cycles;
  • FIG. 58 is a view showing drive waveforms of the method of FIG. 57;
  • FIG. 59 is a timing chart for explaining a conventional method of driving a PDP involving intensity levels and luminance adjustment
  • FIG. 60 is a timing chart explaining a conventional method of driving a PDP realizing intensity levels with use of separate addressing and sustain discharge periods.
  • FIG. 61 is a view showing drive waveforms of the method of FIG. 60.
  • FIG. 9 is a schematic view showing an operational model in driving a display panel of the present invention.
  • the display panel of AC PDP will be illustrated representatively.
  • an operational model and drive waveforms for a conventional two-electrode type PDP are illustrated in FIG. 10.
  • an operational model and drive waveform for a conventional PDP of three-electrode and self-erase addressing type are illustrated in FIG. 11.
  • an operational model and drive waveform for a conventional PDP of three-electrode and selective-write addressing type are illustrated in FIG. 12.
  • AC PDP has a first substrate (not shown in FIG. 9), display lines each involving first electrode (X electrode 2 in FIG. 9) and second electrode (Y electrode 3 k in FIG. 9) disposed in parallel with each other on the first substrate, a second substrate (not shown in FIG. 9) facing the first substrate, and third electrodes (addressing electrode 4 k in FIG. 9) disposed on the second substrate and extending orthogonally to the first and second electrodes. Further, in a discharge space of each cell formed between the first and second electrodes and the third electrode. Further, an insulation layer (a phosphor 12 or an insulation layer), which separates the addressing electrode 4 k from the discharge space, is provided. Also, another insulation layer (a protective film 11 or an insulation layer), which separates the X electrode 2 and Y electrode 3 k from the discharge space, is provided.
  • a write discharge is executed by selecting the cell by the Y electrode 3 k and addressing electrode 4 k
  • a write pulse of a voltage V w is applied to the X electrode, and then a write discharge is performed between the X electrode 2 and the Y electrode 3 k of the ground GND (0 V).
  • the write discharge for all the cells of the selected display line is performed, and positive charges (ions) are accumulated over the addressing electrode 4 k .
  • a sustain discharge pulse of a voltage V s (V s ⁇ V w ) is applied to the electrode 3 k , and then a sustain discharge for all the cells of the selected display line is performed.
  • an erase pulse of a voltage V s (or lower than V s ) is applied to the X electrode 2, and then an erase discharge for all cells of the selected display line.
  • wall charges at the sustain discharge electrode (over Y and X electrode) are forced to be decreased, so that the write discharge does not occur even if the sustain discharge is applied to the Y electrode 3 k .
  • negative wall charges (electrons) are accumulated over the Y electrode, these wall charges can work effectively on a selective write discharge of the next fourth stage.
  • the addressing pulse of a voltage V a is applied to the addressing electrode 4 k and the selective write discharge (addressing discharge) of the selected cell is performed utilizing the wall charges that have been accumulated over the addressing electrode 4 k .
  • the wall charges which work effectively on the selective write discharge, are accumulated over the addressing electrode (phosphor 12 or dielectric layer), before the selective write discharge is executed. Further, if the charges having the opposite polarity to the charges at the addressing electrodes are accumulated over the sustain discharge electrode (Y electrode of X electrode), such wall charges further work on the selective write discharge. As a measure for realizing such a process of wall charge accumulation, it is necessary for the write discharge for all the cells and erase discharge for all the cells to be carried out.
  • a write discharge for all the cells is executed at the first stage (1), and then a sustain discharge for all the cells is executed at the second stage (2). Further, at the third stage (3), a narrow erase pulse is applied to the selected cell and a selective erase discharge (erase address discharge) is performed. The unselected cell (the cell that is turned ON) is prevented from being turned OFF due to the erase discharge, by applying a cancel pulse of a voltage V s to the X electrode.
  • the selective erase discharge is performed.
  • a process of accumulating wall charges over the addressing electrode is not carried out at all, before the selective erase discharge (selective write discharge) is executed, different from the method of the present invention.
  • a write discharge for all the cells is executed at the first stage (1), and then a sustain discharge for all the cells is executed at the second stage (2). Further, at the third stage (3), the sustain discharge is executed between X and Y electrodes and simultaneously a selective write discharge is executed between addressing electrode and Y electrode. Due to this selective write discharge, large amounts of wall charges are generated. Further, at the fourth stage (4), when a voltage difference between X and Y electrodes is set to zero (0), the discharge is started by virtue of the voltage generated only from the wall charges.
  • an erase discharge for all the cells of the selected display line is executed at the first stage (1), so that all the wall charges can be dissipated assuredly.
  • an addressing pulse is applied to the addressing electrode, and then the selective write discharge (addressing discharge) is executed. Also, in this case, a process of accumulating the wall charges over the addressing electrode is not carried out.
  • the characteristics of the present invention that the wall charge are accumulated in advance of the selective write discharge by carrying out the write discharge for all cells and the erase discharge for all cells, is not utilized effectively.
  • This arrangement is an X-Y-Y-X arrangement shown in FIG. 13.
  • two Y electrodes for example, Y 1 and Y 2 , Y 3 and Y 4 , . . . , Y N-1 and Y N ) are disposed between X electrodes that are orthogonal to addressing electrodes A 1 to A M .
  • the proposed arrangement can halve a distance between opposing X and Y electrodes, to thereby suppress parasitic capacitance and reactive power.
  • This arrangement causes inconvenience depending on driving methods.
  • FIGS. 14(a) and 14(b) an area surrounded by a dotted line shows a sectional model of two discharge cells included in the X-Y-Y-X arrangement.
  • a ground (GND) voltage is applied to an addressing electrode, and a voltage of Vs is applied to the X-Y-Y-X electrodes.
  • a voltage of Va is applied to the addressing electrode, and a potential of GND (a selection pulse) is applied to a selected Y electrode (Y 1 ).
  • the cell of the electrode Y 1 then discharges to produce positive wall charges. Under this state, if the GND (a selection pulse) is applied to the adjacent electrode (Y 2 ) as shown in FIG.
  • the voltage GND is applied to the addressing and X electrodes, and the voltage Vs is applied to the Y electrodes. Thereafter, the voltage Va is applied to the addressing electrode, and the GND (a selection pulse) is applied to a selected Y electrode (Y 1 ), as shown in FIG. 16(b).
  • the cell of the electrode Y 1 discharges to produce positive wall charges.
  • the GND (a selection pulse) is applied to the adjacent electrode Y 2 as shown in FIG. 17(a).
  • abnormal discharge occurs between the cell of the electrode Y 1 that has already carried out write discharge and produced the wall charges and the cell of the electrode Y 2 .
  • the cell of the electrode Y 1 enables sustain discharge, while the cell of the electrode Y 2 is extinguished to disable sustain discharge.
  • Such an abnormal discharge in the X-Y-Y-X arrangement is avoidable by lowering the voltage applied to the Y electrodes of unselected lines less than the potential of a sustain discharge pulse, or by equalizing the same with an addressing voltage, to thereby suppress an effective voltage applied to a discharge cavity between adjacent Y electrodes below a discharge start voltage.
  • FIG. 18 is a waveform diagram showing the first embodiment of the present invention. The figure shows one drive cycle. This embodiment drives the PDP of FIG. 1 according to the sequential line driving method.
  • the potential of the Y electrode of a selected line is set to GND
  • the potential of the Y electrodes of unselected lines is set to Vs
  • a write pulse 36 having a voltage of Vw is applied to the X electrode 2, to discharge all cells of the selected line.
  • a sustain discharge pulse 37 is applied to the X electrode 2, to carry out sustain discharge.
  • a narrow erase pulse 38 is applied to the Y electrode of the selected line, to carry out erase discharge in all cells of the selected line.
  • An addressing pulse (a write pulse) 39 having a potential level of GND is applied to the Y electrode of the selected line.
  • the Y electrodes of the unselected lines are kept at Vs.
  • An addressing pulse (a write pulse) 40 having a voltage of Va is applied to the addressing electrodes that correspond to cells to be turned ON of the selected line, to discharge these cells.
  • Sustain discharge pulses 41 and 42 are alternately applied to the X electrode 2 and the Y electrode of the selected line, to repeatedly carry out sustain discharge. Consequently, display data is written to the selected line.
  • Numeral 43 is a sustain discharge pulse applied to the Y electrodes of the unselected lines.
  • the first invention carries out write discharge and then erase discharge in all cells of a selected display line, to equalize these cells before writing display data thereto.
  • the sequential line driving method according to the first invention therefore, prevents a write error of display data and displays a quality image.
  • FIG. 19 is a waveform diagram showing a second embodiment of the present invention. The figure shows one drive cycle. Similar to the first embodiment, the second embodiment drives the PDP of FIG. 1 according to the sequential line driving method.
  • the second embodiment applies a wide erase pulse 44 to the Y electrode of a selected line.
  • the rest of this embodiment is the same as the first embodiment.
  • the second embodiment equalizes all cells of a selected line before writing display data thereto. Similar to the first embodiment, the sequential line driving method according to the second embodiment prevents a write error and displays a quality image.
  • FIG. 20 is a waveform diagram showing a third embodiment of the present invention. The figure shows one drive cycle. Similar to the first embodiment, the third embodiment drives the PDP of FIG. 1 according to the sequential line driving method.
  • the third embodiment applies a narrow erase pulse 45 to the X electrode 2.
  • a sustain discharge pulse 46 is applied to the Y electrode of a selected line, to accumulate negative wall charges in the MgO film over the X electrode of the selected line as well as positive wall charges in the MgO film over the Y electrode of the selected line, so that the narrow erase pulse 45 may trigger erase discharge.
  • the rest of this embodiment is the same as the first embodiment.
  • the third embodiment equalizes all cells of a selected line before writing display data thereto. Similar to the first embodiment, the sequential line driving method according to the third embodiment prevents a write error and displays a quality image.
  • FIG. 21 is a waveform diagram showing a fourth embodiment of the present invention.
  • the figure shows one drive cycle. Similar to the first embodiment, the fourth embodiment drives the PDP of FIG. 1 according to, unlike the first embodiment, the sequential multiple line driving method.
  • two display lines 7m and 7n are selected, the Y electrodes of the selected lines 7m and 7n are set to GND, the Y electrodes of unselected lines are kept at Vs, and a write pulse 47 having a voltage of Vw is applied to the X electrode 2, to discharge all cells of the selected lines 7m and 7n.
  • a sustain discharge pulse 48 is applied to the X electrode 2, to carry out sustain discharge.
  • Narrow erase pulses 49 and 50 are applied to the Y electrodes of the selected lines 7m and 7n, to carry out erase discharge in all cells of the selected lines 7m and 7n.
  • An addressing pulse (a write pulse) 51 having a potential level of GND is applied to the Y electrode of one selected line 7m.
  • the Y electrode of the other selected line 7n and the Y electrodes of unselected lines are kept at Vs.
  • An addressing pulse (a write pulse) 52 having a voltage of Va is applied to addressing electrodes that correspond to cells to be turned ON of the selected line 7m, to discharge these cells.
  • An addressing pulse (a write pulse) 53 having a potential level of GND is applied to the Y electrode of the other selected line 7n.
  • the Y electrode of the selected line 7m and the Y electrodes of the unselected lines are kept at Vs.
  • An addressing pulse (a write pulse) 54 having a voltage of Va is applied to addressing electrodes that correspond to cells to be turned ON of the selected line 7n, to discharge these cells.
  • Sustain discharge pulses 55 and 56 are alternately applied to the X electrode 2 and the Y electrodes of the selected lines 7m and 7n, to repeatedly carry out sustain discharge. Consequently, display data are written to the selected lines 7m and 7n.
  • Numeral 57 is a sustain discharge pulse applied to the Y electrodes of the unselected lines.
  • FIG. 22 is a time chart showing the display lines sequentially selected.
  • “W” is a write cycle of a present frame
  • “S” is a sustain discharge cycle of the present frame
  • "w” is a write cycle of a preceding frame
  • “s” is a sustain discharge cycle of the preceding frame.
  • the sequential multiple line driving method equalizes all cells of selected lines before writing display data thereto, to thereby prevent a write error and display a quality image.
  • the narrow erase pulses 49 and 50 are applied to the Y electrodes of the selected lines 7m and 7n.
  • wide erase pulses may be applied to the Y electrodes of the selected lines and a narrow erase pulse to the X electrode.
  • FIG. 23 is a waveform diagram showing a fifth embodiment of the present invention.
  • the figure shows one drive cycle. Similar to the first embodiment, the fifth embodiment drives the PDP of FIG. 1 according to, unlike the first embodiment, the separately addressing and sustain-discharging method.
  • a frame is divided into a total write and erase period, an addressing period, and a sustain discharge period.
  • the total write and erase period deals with discharge cells that have been ON in a preceding frame as well as discharge cells that have been OFF in the preceding frame, to equalize all discharge cells, i.e., to eliminate wall charges from all discharge cells.
  • the Y electrodes 3 1 to 3 1000 are set to GND, and a write pulse 58 having a voltage of Vw is applied to the X electrode 2, to discharge all cells.
  • the potential of the Y electrodes 3 1 to 3 1000 is then returned to Vs, and a sustain discharge pulse 59 is applied to the X electrode 2, to carry out sustain discharge.
  • a narrow erase pulse 60 is applied to the Y electrodes 3 1 to 3 1000 , to carry out erase discharge. This completes the total write and erase operation.
  • display data are sequentially written to the display lines from the display line 7 1 .
  • an addressing pulse 61 1 having a potential level of GND is applied to the Y electrode 3 1 .
  • An addressing pulse 62 having a voltage of Va is applied to selected ones of the addressing electrodes 4 1 to 4 M that correspond to cells to be turned ON of the display line 7 1 , to discharge these cells. This completes the writing operation of display data to the display line 7 1 .
  • Numerals 61 2 to 61 1000 are addressing pulses applied to the Y electrodes 3 2 to 3 1000 , respectively.
  • sustain discharge pulses 63 and 64 are alternately applied to the Y electrodes 3 1 to 3 1000 and X electrode 2, to carry out sustain discharge and display an image for one frame.
  • the fifth embodiment carries out write discharge and then erase discharge in all cells of all display lines, to equalize these cells before writing display data thereto.
  • the separately addressing and sustain-discharging method according to the fifth embodiment thus prevents a write error and displays a quality image.
  • FIG. 24 is a waveform diagram showing a sixth embodiment of the present invention. The figure shows one drive cycle. Similar to the first embodiment, the sixth embodiment drives the PDP of FIG. 1 according to, unlike the first embodiment, the separately addressing and sustain-discharging method.
  • the fifth embodiment applies the addressing pulses 61 1 to 61 1000 to the Y electrodes 3 1 to 3 1000 , respectively, and the addressing pulse 62 to the addressing electrodes, to discharge and write display data to the display lines.
  • Such discharge may excessively accumulate wall charges, which will be destabilized by the application of the addressing pulse 61 1 , to cause discharge just after the application of the addressing pulse 61 1 only with the voltage of the wall charges. If this happens, the wall charges will be neutralized.
  • the sixth embodiment is intended to solve this problem. Just after the application of each of the addressing pulses 61 1 to 61 1000 , the sixth embodiment applies a corresponding one of the sustain discharge pulses 65 1 to 65 1000 to the X electrode 2, to stabilize wall charges up to the sustain discharge period.
  • the separately addressing and sustain-discharging method according to the sixth embodiment prevents a write error, displays a quality image, and stabilizes wall charges after the writing of display data up to the sustain discharge period.
  • the sixth embodiment sequentially applies the sustain discharge pulses 65 1 to 65 1000 to the X electrodes 2 after the respective write addressing operations during the addressing period, even to cells of display lines where no display data are written.
  • the sustain discharge pulse 65 1 is applied even to the display lines 7 2 to 7 1000 to which no display data are written.
  • the sustain discharge pulse 65 2 is applied even to the display lines 7 1 and 7 3 to 7 1000 to which no display data are written.
  • a gap between the X electrode 2 and the Y electrode 3 K involves capacitance 66 due to the dielectric layer between the X electrode 2 and the discharge space, capacitance 67 due to the discharge cavity between the surface of the dielectric layer over the X electrode 2 and the surface of the dielectric layer over the Y electrode 3 K , and capacitance 68 due to the dielectric layer between the Y electrode 3 K and the discharge cavity. Also, capacitance Cx that does not involve the discharge cavity is present between the X electrode 2 and the Y electrode 3 K because these electrodes are formed on the same substrate.
  • a sustain discharge pulse When a sustain discharge pulse is applied to discharge cells of display lines to which no display data are written during an addressing period, a charging or discharging current flows to the capacitance (the capacitance Cx that does not involve the discharge space) of the cells of the display lines where no display data are written, to thereby increase power consumption.
  • the seventh embodiment explained below is to reduce such power consumption.
  • FIG. 26 is a plan view schematically showing a seventh embodiment of the present invention.
  • numeral 69 is a panel
  • 70 1 to 70 4 are X electrodes
  • 71 1 to 71 1000 are Y electrodes
  • 72 1 to 72 M are addressing electrodes
  • 73 is a cell.
  • Numeral 74 is a wall partitioning the cells 73
  • 75 1 to 75 1000 are display lines.
  • the display lines 75 1 to 75 1000 are grouped into four blocks 76 1 to 76 4 containing consecutive 250 display lines 75 1 to 75 250 , 75 251 to 75 500 , 75 501 to 75 750 , and 75 751 to 75 1000 , respectively.
  • These blocks 76 1 to 76 4 have X electrodes 70 1 to 70 4 , respectively.
  • FIG. 27 shows the PDP according to the seventh embodiment and peripheral circuits thereof.
  • numerals 77 1 to 77 4 are X driver circuits for supplying write pulses and sustain discharge pulses to the X electrodes 70 1 to 70 4
  • 78 1 is a Y driver IC for supplying addressing pulses to the Y electrodes 71 1 to 71 250
  • 78 2 is a Y driver IC for supplying addressing pulses to the Y electrodes 71 251 to 71 500
  • 78 3 is a Y driver IC for supplying addressing pulses to the Y electrodes 71 501 to 71 750
  • 78 4 is a Y driver IC for supplying addressing pulses to the Y electrodes 71 751 to 71 1000
  • 79 is a Y driver circuit for supplying pulses other than the addressing pulses to the Y electrodes 71 1 to 71 1000
  • 80 1 to 80 5 are addressing driver ICs for supplying addressing pulses to the
  • FIGS. 28 and 29 are waveform diagrams each showing a method of driving the PDP of the seventh embodiment.
  • a frame is divided into a total write and erase period, an addressing period, and a sustain discharge period.
  • the addressing period is further divided into first to fourth addressing periods.
  • the potential of the Y electrodes 71 1 to 71 1000 is set to GND, and a write pulse 82 having a voltage of Vw is applied to the X electrodes 70 1 to 70 4 , to discharge all cells of all of the display lines 75 1 to 75 1000 .
  • the potential of the Y electrodes 71 1 to 71 1000 is then returned to Vs, and a sustain discharge pulse 83 is applied to the X electrodes 70 1 to 70 4 , to carry out sustain discharge.
  • a narrow erase pulse 84 is applied to the Y electrodes 71 1 to 71 1000 , to carry out erase discharge. This completes the total write and erase operation.
  • addressing period display data are written to the display lines sequentially from the display line 75 1 .
  • an addressing pulse 85 1 having a potential level of GND is applied to the Y electrode 71 1 .
  • an addressing pulse 86 having a voltage of Va is applied to selected ones of the addressing electrodes 72 1 to 72 M that correspond to cells to be turned ON, to discharge these cells.
  • a sustain discharge pulse 87 1 is applied to the X electrode 70 1 , to carry out sustain discharge for stabilizing wall charges up to the sustain discharge period. This completes the writing of display data to the display line 75 1 .
  • Numerals 85 2 to 85 250 are addressing pulses sequentially applied to the Y electrodes 71 2 to 71 250 , respectively, and 87 2 to 87 250 are sustain discharge pulses sequentially applied to the X electrodes 70 1 after the respective addressing pulses 85 2 to 85 250 .
  • an addressing pulse 85 251 having a potential level of GND is applied to the Y electrode 71 251 .
  • an addressing pulse 86 having a voltage of Va is applied to selected ones of the addressing electrodes 72 1 to 72 M that correspond to cells to be turned ON, to discharge these cells.
  • a sustain discharge pulse 87 251 is applied to the X electrode 70 2 , to carry out sustain discharge for stabilizing wall charges up to the sustain discharge period. This completes the writing of display data to the display line 75 251 .
  • Numerals 85 252 to 85 500 are addressing pulses sequentially applied to the Y electrodes 71 252 to 71 500 , respectively, and 87 252 to 87 500 are sustain discharge pulses sequentially applied to the X electrodes 70 2 after the respective addressing pulses 85 252 to 85 500 .
  • an addressing pulse 85 501 having a potential level of GND is applied to the Y electrode 71 501 .
  • an addressing pulse 86 having a voltage of Va is applied to selected ones of the addressing electrodes 72 1 to 72 M that correspond to cells to be turned ON, to discharge these cells.
  • a sustain discharge pulse 87 501 is applied to the X electrode 70 3 , to carry out sustain discharge for stabilizing wall charges up to the sustain discharge period. This completes the writing of display data to the display line 75 501 .
  • Numerals 85 502 to 85 750 are addressing pulses sequentially applied to the Y electrodes 71 502 to 71 750 , respectively, and 87 502 to 87 750 are sustain discharge pulses sequentially applied to the X electrodes 70 3 after the respective addressing pulses 85 502 to 85 750 .
  • an addressing pulse 85 751 having a potential level of GND is applied to the Y electrode 71 751 .
  • an addressing pulse 86 having a voltage of Va is applied to selected ones of the addressing electrodes 72 1 to 72 M that correspond to cells to be turned ON, to discharge these cells.
  • a sustain discharge pulse 87 751 is applied to the X electrode 70 4 , to carry out sustain discharge for stabilizing wall charges up to the sustain discharge period. This completes the writing of display data to the display line 75 751 .
  • Numerals 85 752 to 85 1000 are addressing pulses sequentially applied to the Y electrodes 71 752 to 71 1000 , respectively, and 87 752 to 87 1000 are sustain discharge pulses sequentially applied to the X electrodes 70 4 after the respective addressing pulses 85 752 to 85 1000 .
  • sustain discharge pulses 88 and 89 having a potential level of GND are alternately applied to the Y electrodes 71 1 to 71 1000 and X electrodes 70 1 to 70 4 , to carry out sustain discharge to display an image for one frame.
  • the seventh embodiment carries out write discharge and then erase discharge in all cells of all display lines, to equalize these cells before writing display data thereto.
  • the separately addressing and sustain-discharging method according to the seventh embodiment thus prevents a write error, displays a quality image, and maintains a stabilized state of wall charges up to a sustain discharge period after writing display data to the display lines.
  • the seventh embodiment groups the display lines 75 1 to 75 1000 into the four blocks 76 1 to 76 4 containing the consecutive 250 display lines 75 1 to 75 250 , 75 251 to 75 500 , 75 501 to 75 750 , and 75 751 to 75 1000 , respectively.
  • These blocks 76 1 to 76 4 have the X electrodes 70 1 to 70 4 , respectively.
  • a sustain discharge pulse for stabilizing wall charges is applied only to the X electrode of the block that contains a display line to which display data is written.
  • the sustain discharge pulses 87 1 to 87 250 to the X electrode 70 1 are applied only to the cells of the display lines 75 1 to 75 250 in the block 76 1 but not to the cells of the display lines 75 251 to 75 1000 of the other blocks 76 2 , 76 3 , and 76 4 .
  • the sustain discharge pulses 87 251 to 87 500 to the X electrode 70 2 are applied only to the cells of the display lines 75 251 to 75 500 in the block 76 2 but not to the cells of the display lines 75 1 to 75 250 , and 75 501 to 75 1000 of the other blocks 76 1 , 76 3 , and 76 4 .
  • the sustain discharge pulses 87 501 to 87 750 to the X electrode 70 3 are applied only to the cells of the display lines 75 501 to 75 750 in the block 76 3 but not to the cells of the display lines 75 1 to 75 500 , and 75 751 to 75 1000 of the other blocks 76 1 , 76 2 , and 76 4 .
  • the sustain discharge pulses 87 751 to 87 1000 to the X electrode 70 4 are applied only to the cells of the display lines 75 751 to 75 1000 in the block 76 4 but not to the cells of the display lines 75 1 to 75 750 of the other blocks 76 1 , 76 2 , and 76 3 .
  • the sustain discharge pulses 87 1 to 87 1000 to the X electrodes 70 1 to 70 4 are applied only to the cells of corresponding 250 display lines during the addressing period, so that, compared with the sixth embodiment that applies sustain discharge pulses to all cells of all 1000 display lines, the seventh embodiment reduces the power consumption of sustain discharge pulses applied to the X electrodes to one fourth.
  • the seventh embodiment groups display lines into four blocks and provides each block with X electrodes connected together.
  • display lines may be grouped into "n" blocks ("n" being an optional number) each being provided with X electrodes connected together.
  • n being an optional number
  • the power consumption of sustain discharge pulses applied to the X electrodes during the addressing period can be reduced to 1/n of that of the sixth embodiment.
  • a frame is divided into four subframes SF1, SF2, SF3, and SF4 as shown in FIG. 7, and the operations explained above are carried out in each of the subframes.
  • the number of sustain discharge pulses applied to the X electrode during an addressing period is larger than that of a single intensity level, so that the effect of reducing the power consumption in the multiple intensity levels is more conspicuous than in the single intensity level.
  • FIGS. 30 to 43 show an eighth embodiment of the present invention.
  • This embodiment relates to a three-electrode surface-discharge AC PDP having sustain discharge electrodes of X-Y-Y-X arrangement (the arrangement of FIG. 13).
  • the eighth embodiment turns ON all cells, erases all the cells, and addresses the cells to write display data thereto.
  • This embodiment employs an addressing period and a sustain discharge period that are independent of each other.
  • FIG. 30 is a waveform diagram showing the embodiment.
  • the figure shows one drive cycle of a write addressing method according to the embodiment.
  • Each frame comprises a total write and erase period, an addressing period, and a sustain discharge period.
  • the total write and erase period deals with cells that have been ON in a preceding frame as well as cells that have been OFF in the preceding frame, to equalize all cells, i.e., to eliminate wall charges from all cells. Alternatively, the total write and erase period equalizes all cells with these cells keeping residual wall charges.
  • the Y electrodes Y 1 to Y N are set to GND, and a write pulse 90 having a voltage of Vw is applied to the X electrode, to discharge all cells.
  • the potential of the Y electrodes Y 1 to Y N is then returned to Vs, and a discharge pulse 91 is applied to the X electrode, to carry out sustain discharge.
  • a narrow erase pulse 92 is applied to the Y electrodes Y 1 to Y N , to carry out erase discharge. This completes the total write and erase operation.
  • addressing pulses 93 1 to 93 N having a potential level of GND are sequentially applied to the Y electrodes Y 1 to Y N , respectively.
  • an addressing pulse 94 having a voltage of Va is applied to selected ones of the addressing electrodes A 1 to A M that correspond to cells to be turned ON of the addressed display line, to discharge these cells. Consequently, display data are written to the display lines.
  • sustain discharge pulses 95 and 96 are alternately applied to the Y electrodes Y 1 to Y N and X electrodes, to carry out sustain discharge and display an image for one frame.
  • FIGS. 31(a) to 31(c) are models of the driving method (the write addressing method) of FIG. 30.
  • FIG. 31(a) shows a state after the total write and erase operation. All cells are equalized. Under this state, the addressing electrode is at GND, and two Y electrodes (Y 1 , Y 2 ) adjacent to the X electrodes are at Vs.
  • the addressing pulse 93 1 (GND) is applied to the Y electrode Y 1 , to carry out addressing discharge.
  • the addressing electrode is at Va, and the electrode Y 1 is at GND. Under this state, positive wall charges (whose level is expressed as V WY1 for the sake of convenience) are produced over the electrode Y 1 by the addressing discharge.
  • V WY1 positive wall charges
  • Va+V WY1 ⁇ Vf (Vf being a discharge start voltage), so that abnormal discharge in the discharge space between the adjacent two Y electrodes (Y 1 , Y 2 ) is avoidable and the wall charges V WY1 over the electrode Y 1 are kept as they are.
  • FIG. 32 is another waveform diagram according to the embodiment. The figure shows one drive cycle of an erase addressing method. Similar to FIG. 30, each frame is divided into a total write period, an addressing period, and a sustain discharge period.
  • the Y electrodes Y 1 to Y N are set to GND, and a write pulse 97 having a voltage of Vw is applied to the X electrode, to discharge all cells.
  • the potential of the Y electrodes Y 1 to Y N is then returned to Vs, and the same potential level (GND) as that of a sustain discharge pulse 98 is applied to the X electrode, to carry out sustain discharge.
  • GND potential level
  • addressing pulses 99 1 to 99 N having a potential level of GND are sequentially applied to the Y electrodes Y 1 to Y N , respectively.
  • an addressing pulse 100 having a voltage of Va is applied to selected ones of the addressing electrodes A 1 to A M that correspond to cells in which no sustain discharge is to be carried out, i.e., cells which are not turned ON of the addressed display line, to carry out erase discharge in these cells. Consequently, display data are written to the display lines.
  • sustain discharge pulses 98 and 101 are alternately applied to the Y electrodes Y 1 to Y N and X electrodes, to carry out sustain discharge and display an image for one frame.
  • FIGS. 33(a) to 33(c) show models of the driving method (the erase addressing method) of FIG. 32.
  • FIG. 33(a) shows a condition that wall charges have been produced in every cell by total writing and thereafter a sustain discharge has been already executed.
  • the addressing electrode is at GND, and two Y electrodes (Y 1 , Y 2 ) adjacent to the X electrodes are at Vs.
  • FIG. 33(b) shows that the addressing pulse 99 1 (GND) is applied to the electrode Y 1 to carry out erase discharge (addressing discharge).
  • the addressing electrode is at Va, and the electrode Y 2 is at Va.
  • the discharge produces positive wall charges over the dielectric layer in the vicinity of the electrode Y 1 .
  • an effective voltage (Va+V WY1 ) applied to the discharge cavity between the adjacent two Y electrodes (Y 1 , Y 2 ) does not exceed the discharge start voltage Vf, if no write discharge occurs between the electrode Y 2 and the addressing electrode, so that, similar to the write addressing method, abnormal discharge is avoidable and the wall charges over the electrode Y 1 is kept as they are.
  • FIG. 34 is a block diagram showing a PDP driven by the method of the eighth embodiment.
  • numeral 102 is a controller including a display data controller 102a and a panel drive controller 102d.
  • the display data controller 102a includes a frame memory F.
  • the panel drive controller 102d includes a scan driver controller 102b and a common driver controller 102c.
  • Numeral 103 is an addressing driver, 104 is a Y scan driver, 105 is a Y driver, 106 is an X driver, and 107 is a display panel.
  • the addressing driver 103 sequentially selects addressing electrodes A 1 to A M and applies a voltage of Va thereto, according to display data A-DATA, transfer clock A-CLOCK, and latch clock A-LATCH provided by the control circuit 102.
  • the Y scan driver 104, Y driver 105, and X driver 106 drive Y electrodes Y 1 to Y N and X electrode at predetermined voltages (Vs, Va, Vw) according to scan data Y-DATA, Y clock Y-CLOCK, first Y strobe YSTB1, second Y strobe YSTB2, Y up drive signal Y-UD, Y down drive signal Y-DD, X up drive signal X-UD, and X down drive signal X-DD provided by the control circuit 102.
  • FIG. 35 is a schematic view showing the Y scan driver 104 and Y driver 105.
  • the Y scan driver 104 has electrode selection circuits M 1 to M n provided for the Y electrodes, respectively, and a shift register R for generating signals Q 1 to Q n for sequentially specifying the electrode selection circuits M 1 to M n .
  • Each (M 1 is shown as an example) of the electrode selection circuits complementarily turns ON and OFF two MOS transistors T 1 and T 2 (when one is ON, the other is OFF) during an addressing period according to an output of a logical circuit, which comprises three AND gates G 1 to G 3 and an inverter gate G 4 .
  • the transistor T 1 When the transistor T 1 is ON, a predetermined voltage Vy (which is Va given through the blocking diode D 3 ) appears as an output O 1 .
  • the transistor T 2 When the transistor T 2 is ON, the ground potential GND appears as the output O 1 .
  • the output O 1 is connected to two MOS transistors T 3 and T 4 of the Y driver 105 through the diodes D 1 and D 2 .
  • FIG. 36 is a waveform diagram showing an operation of FIG. 35.
  • the transistor T 3 of the Y driver 105 is turned ON to supply the voltage Vs to all Y electrodes.
  • the transistor T 4 of the Y driver 105 is turned ON to supply the voltage GND to all Y electrodes.
  • the two transistors T 3 and T 4 of the Y driver 105 are both turned OFF, and the two transistors T 1 and T 2 disposed in each of the electrode selection circuits M 1 to M n of the Y scan driver 104 are turned ON and OFF at predetermined timing.
  • the electrode selection circuit M 1 corresponding to the electrode Y 1 will be explained.
  • the transistor T 2 of the selection circuit M 1 is turned ON if a logical product of Y-STB1, Y-STB2, and the signal Q 1 prepared by the shift register R in synchronism with Y-CLOCK is "1.”
  • the output O 1 is then changed to GND, which is supplied to the electrode Y 1 .
  • the transistor T 1 of the selection circuit M 1 is turned ON if a logical product of the signal Q 1 and Y-STB1 is "0" and Y-STB2 is at high level. Then, a voltage of Vy is supplied to the electrode Y 1 .
  • FIG. 37 is a simplified view of FIG. 35.
  • the two transistors T 3 and T 4 of the Y driver 105 are kept OFF, and the two transistors T 1 and T 2 of the selection circuit M i (i being one of 1 to n) are turned ON and OFF to secure a current path (indicated with white arrow marks) for providing addressing discharge pulses.
  • the two transistors T 1 and T 2 of the selection circuit M i are kept OFF, and the two transistors T 3 and t 4 of the Y driver 105 are turned ON and OFF to secure a current path (indicated with black arrow marks) for providing sustain discharge pulses.
  • the range of voltages handled by the Y scan driver 104 is from GND to Vy, which is about half the range of voltages (GND to Vs) handled by the Y driver 105. This helps reducing the withstand voltage of the Y scan driver 104 whose scale is increased in proportion to the number of Y electrodes, and thus contributing to high integration (LSI).
  • This X driver 106 includes a pair of complementary MOS transistors T 5 , T 6 in which switching operation under high electric power can be performed, so that a write pulse of a voltage V w and a sustain discharge pulse of a voltage V s can be supplied to the given X electrode.
  • the transistor T 6 at the upper side is composed of P-channel MOS, to which up drive signal X-UD is input, so that the voltage level of X electrode becomes V w or V s .
  • the transistor T 6 is composed of n-channel MOS, to which down drive signal X-DD is input, so that the voltage level of X electrode becomes GND (0 V).
  • the power supply voltage of the transistor T 5 to which up drive signal X-UD is supplied, is transferred to V w in accordance with the timing of level change of up drive signal X-UD.
  • the addressing driver 103 comprises an N bit.shift register 407 which serially transfers display data of N bit, in accordance with display data A-DATA and transfer clock A-CLOCK issued from a control circuit 402.
  • the above-mentioned addressing driver 103 further comprises an N bit.latch 408 which selects a plurality of address electrodes A 1 to A M sequentially in accordance with latch clock A-LATCH; and a plurality of high voltage supply units 409 which supplies relatively high voltage V s to the addressing electrode selected in accordance with output signals issued from the N bit/latch 408.
  • the high voltage supply units 409 of N are provided corresponding to the N bit data.
  • Each of these units includes at least one logical circuit 409a composed of AND gate, etc., and a pair of complementary transistor T 7 , T 8 .
  • FIG. 40 shows other arrangements of the Y scan driver and Y driver.
  • the transistors T 1 ', T 2 ', T 3 ', and T 4 ' are selectively turned ON and OFF to set an output Q i of a selection circuit M i ' to one of GND, Vs and Vy.
  • Numeral 108 is an isolation photocoupler
  • G 11 and G 12 are AND gates
  • G 13 and G 14 are inverter gates
  • G 15 is an OR gate.
  • FIG. 41 is a waveform diagram showing an operation of FIG. 40.
  • the transistor T 3 ' of the Y driver 105' is turned ON to provide all of the Y electrodes with a voltage of Vs.
  • the transistor T 4 ' of the Y driver 105' is turned ON to provide all of the Y electrodes with a potential of GND.
  • the transistor T 4 ' of the Y driver 105' is kept ON to fix the floating potential of the Y scan driver 104' at GND.
  • the transistor T 2 ' of the selection circuit M i ' is turned ON under this state, the output O 1 is set to GND, which is provided to the electrode Y 1 .
  • the transistor T 1 ' is turned ON, a voltage of Vy is supplied to the electrode Y 1 through the transistor T 1 '.
  • FIG. 42 is a simplified view of FIG. 40.
  • the transistor T 4 ' of the Y driver 105' When the transistor T 4 ' of the Y driver 105' is ON, the two transistors T 1 ' and T 2 ' of each selection circuit M i ' are turned ON and OFF, to secure a current path (indicated with white arrow marks) for providing addressing discharge pulses.
  • the transistor T 2 ' of the selection circuit M i ' is ON, the two transistors T 3 ' and T 4 ' of the Y driver 105' are turned ON and OFF, to secure a current path (indicated with black arrow marks) for providing sustain discharge pulses.
  • FIG. 43 shows a modification of FIG. 35.
  • a switch 109 switches two voltages Va and Vs from one to another. During an addressing period, the voltage Va is selected, and during other periods, the voltage Vs is selected.
  • FIG. 44 is a sectional view showing a cell of a preferable PDP applicable for the above embodiments.
  • This PDP cell has a novel structure around an addressing electrode, to positively accumulate wall charges on a dielectric layer over the addressing electrode, thereby increasing a margin in an applied voltage between the addressing electrode and a Y electrode during write discharge, and reducing an applied voltage between the addressing electrode and the Y electrode during selective discharge.
  • the addressing electrode 310 is separated from a discharge space 311 by completely filling a gap between walls 312a and 312b with a dielectric layer 313 and phosphors 314a and 314b.
  • the phosphors 314a and 314b may be made of ceramics such as:
  • the thickness of the phosphors is set to be sufficient to isolate the addressing electrode from the discharge space and accumulate charges. If these conditions are satisfied, a phosphor may be disposed in place of the dielectric layer 313, to accumulate charges.
  • write discharge is firstly carried out between the X electrode and a selected Y electrode, to promote discharge between each addressing electrode and the X electrode and form spatial charges.
  • the polarities of the spatial charges are negative on the X electrode and positive on the addressing electrode and on the Y electrode. Electrons (negative charges) are accumulated over the X electrode, and ions (positive charges) are accumulated over the addressing electrode and over the Y electrode.
  • the effective discharge voltage for causing write discharge between a selected Y electrode and an addressing electrode is a sum of the potential of wall charges accumulated over the addressing electrode and a voltage (an addressing voltage) applied to the addressing electrode, so that even a low addressing voltage can surely cause write discharge.
  • FIG. 45 is a waveform diagram showing a ninth embodiment of the present invention.
  • the method for driving a display panel such as PDP carries out write discharge in all cells at the first stage to accumulate wall charges on an insulation layer covering addressing electrodes. These wall charges effectively work and enhance a voltage applied to the addressing electrodes to carry out addressing write discharge for selecting cells. This results in decreasing the addressing voltage.
  • positive charges i.e., ions hit the insulation layer, which may be made of phosphor, on the addressing electrodes.
  • the phosphor is vulnerable to the ions so that its composition will be changed by the hitting ions, to deteriorate its light emitting performance.
  • an erase discharge is carried out in cells which have been ON in the preceding frame, to erase or reduce wall charges in these cells, and total write discharge for all these cells is carried out.
  • the ninth embodiment thus stabilizes images displayed on a display panel and extends the service life of the panel.
  • the ninth embodiment shown in FIG. 45 applies an erase discharge pulse to the Y electrode of the selected display line just before a write pulse to the X electrode.
  • This erase discharge pulse erases or reduces wall charges in cells of the selected display line that have been ON in the preceding frame. As a result, excessively strong total write discharge will never occur in any cell.
  • FIG. 46 shows drive waveforms of a tenth embodiment. This embodiment applies an erase pulse to the Y electrode of every display line just before total write discharge. Similar to the ninth embodiment, the total write discharge will never be too strong in any cell.
  • an erase pulse is inserted just before a total write operation, to prevent excessively strong total write discharge and addressing errors, and extend the service life of phosphor of a display panel.
  • FIG. 47 is a waveform diagram showing an eleventh embodiment of the present invention.
  • the method in the case where a write discharge for all cells is carried out, the method is adapted to accumulate charges on an insulating layer made of, for example, phosphor covering addressing electrodes. The accumulated charges advantageously work in the next addressing write discharge. This results in further reducing the addressing voltage Va.
  • the novel means utilized in the eleventh embodiment additionally accumulates charges by a sustain discharge to be carried out after the total write discharge.
  • the charges thus accumulated more advantageously work in the addressing write discharge, to thereby help further decrease the addressing voltage.
  • Such a lowered addressing voltage enables the addressing drivers to be integrated, images to be displayed with full colors and multiple intensity levels, and power consumption to be reduced.
  • FIG. 47 it should be noted that a sustain discharge pulse applied to an X electrode just after a write pulse is narrow.
  • FIG. 48 is a model of an operation of the eleventh embodiment involving the narrow sustain discharge pulse.
  • write discharge carried out in all cells accumulates positive charges on an insulation layer covering addressing electrodes in the vicinity of the X electrode. Since addressing write discharge is going to be carried out between the addressing electrodes and a Y electrode, it is preferable if the charges on the insulation layer are located in the vicinity of the Y electrode.
  • the X electrode is set to GND (0 V) to carry out sustain discharge.
  • the narrow sustain discharge pulse disappears.
  • the X and Y electrodes are set to a potential level of Vs, and only the addressing electrodes are returned to GND.
  • Positive charges among the remaining space charges accumulate on the insulation layer covering the addressing electrodes at a position having the lowest potential, in particular, in the vicinity of the Y electrode.
  • an erase discharge is carried out between the X and Y electrodes.
  • addressing write discharge is carried out.
  • the positive wall charges on the addressing electrodes in the vicinity of the Y electrode advantageously work. This results in remarkably reducing the externally applied addressing voltage.
  • FIG. 49 shows drive waveforms of a twelfth embodiment. This embodiment also applies a narrow sustain discharge pulse after a total write operation, to provide the same effect as in the eleventh embodiment.
  • the twelfth embodiment employs a narrow sustain discharge pulse to accumulate wall charges that advantageously work in addressing the write discharge.
  • FIGS. 50 and 51 show an operational model and drive waveforms of a thirteenth embodiment, respectively.
  • a display panel is constructed such that the write pulse of a voltage Vw is applied to X electrodes.
  • the write pulse is applied to Y electrodes, instead of X electrodes, that is shown in FIGS. 50 and 51, it is expected to accumulate wall charges over the addressing electrode, similar to other embodiments.
  • FIG. 52 is a timing chart showing an AC PDP driving method for adjusting luminance of the PDP invention.
  • This method handles 256 intensity levels and operates at 30.6 KHz in the maximum frequency of sustain discharge (a frame frequency of 60 Hz).
  • a frame that forms an image plane is composed of subframes SF1 to SF8.
  • the weight of luminance of the subframe SF1 is maximum, and the number of sustain discharge cycles thereof is N SF1 , which is 256.
  • the numbers N SF1 to N SF8 of sustain discharge cycles in the subframes SF1 to SF8 are determined as follows:
  • the number N SF1 of sustain discharge cycles in the subframes SF1 is reduced to 230 (256 ⁇ 0.9).
  • the numbers N SF1 to N SF8 of sustain discharge cycles of the subframes SF1 to SF8 are determined by successively halving higher numbers as follows:
  • the numbers of sustain discharge cycles (the numbers of sustain emission operations) in the subframes SF1 to SF8 are increased or decreased (in the above example, decreased to 0.9) to adjust the luminance.
  • the present invention shown in FIG. 52 adjusts luminance in multiple levels by digital control, to thereby make the display unit comparable to a CRT.
  • FIG. 53 shows a circuit for determining the numbers of sustain discharge cycles in the respective subframes.
  • adjusting means (a volume unit) 111 enables a user to freely set a luminance value from the outside.
  • An A/D converter 112 converts an analog voltage signal set through the volume unit 111 into an 8-bit digital signal.
  • a selector 113 selects an input A (an output of the A/D converter 112) or an input B (an output Y of a divider 115) in response to a selection signal SEL (an output Y of a decoder 119).
  • a latch 114 latches an output Y of the selector 113 in response to a clock input CK (an output Y of a comparator 117).
  • the latch 114 comprises a D flip-flop for holding a value that determines the number of sustain discharge cycles of the next subframe.
  • the divider 115 halves an input A (an output Q of the latch 114).
  • An 8-bit 256-base counter 116 is reset in response to a clear input CLR (the output Y of the comparator 117).
  • the counter 116 counts the number of sustain discharge cycles in response to a clock input CK (a clock signal CKS provided by a drive waveform generator).
  • the comparator 117 compares an input A (the output Q of the latch 114) with an input B (an output Q of the counter 116).
  • a 3-bit octal counter 118 is reset in response to a clear input CLR (a vertical synchronous signal VSYN) and is activated in response to an enable signal ENA (the output Y of the decoder 119), to count a clock input CK (the output Y of the comparator 117) for specifying a subframe.
  • the NAND logic decoder 119 responds to three output bits QA, QB, and QC of the counter 118.
  • An OR logic decoder 120 responds to the 8-bit output of the selector 113.
  • a latch 121 holds an output Y of the decoder 120 in response to a clock input CK (the output Y of the comparator 117).
  • An output Q of the latch 121 provides a high-voltage circuit with a disable signal D-ENA for disabling a high-voltage drive waveform.
  • the volume unit 111 determines the potential of an analog signal provided to the A/D converter 112.
  • the A/D converter 112 provides an 8-bit output. If the input signal is at the maximum level, the A/D converter 112 will provide a digital value of 255. This "255" determines the number of sustain discharge cycles of the subframe SF1 having the maximum luminance.
  • the counter 116 counts 256 counts ranging from 0 to 255, each of which corresponds to the number of sustain discharge cycles.
  • the subframe specifying counter 118 When the subframe SF1 is started, the subframe specifying counter 118 must have been just cleared in response to the vertical synchronous signal VSYN, and therefore, the counter 118 provides 0 (QA to QC). Namely, signals MSF0 to MSF2 are each 0, and therefore, the output Y of the decoder 119 will be 1 due to NAND logic. Accordingly, the selector 113 selects the input B in response to "1" of the output Y (the selection signal SEL) of the decoder 119. Before this, the decoder 119 has provided the selector 113 with "0" for the subframe SF8 (the last subframe) in a preceding frame. Due to this "0", the selector 113 has selected the input A (the output of the A/D converter 112), which has been temporarily stored in the latch 114.
  • the counter 118 In response to the activated output Y of the comparator 117, the counter 118 is incremented by one. As a result, the subframe SF1 is complete, and the next subframe SF2 is started.
  • the latch 114 holds a new value.
  • the output Y of the decoder 119 is changed to "1"
  • the selector 113 selects the input B, i.e., the output Q f the latch 114 halved by the divider 115. Accordingly, the latch 114 holds "127" obtained by halving "255".
  • the next subframe SF3 is started. After all subframes SF1 to SF8 are complete, the operations are stopped until the next frame is started in response to the vertical synchronous signal VSYN.
  • the volume unit 111 is controlled to change an analog voltage value provided to the A/D converter 112.
  • the luminance adjusting method of the present invention there will be one or a plurality of subframes involving no sustain discharge after the decrease of luminance.
  • the conventional driving method employing the addressing method explained above turns ON all cells and then carries out erase discharge to extinguish cells to be turned OFF. Accordingly, even the cells to be turned OFF will slightly emit light (so-called "background emission") during the addressing period, to deteriorate contrast.
  • background emission When display luminance is increased, the background emission will not cause a big problem in the contrast because there is a large difference between the display luminance and the background luminance.
  • the background luminance may deteriorate the contrast because the background luminance is unchanged with respect to the decreased display luminance. This results in deteriorating the quality of an image displayed.
  • the present invention does not carry out the operation (the display data rewriting operation) to be carried out during the addressing period in a subframe that carries out no sustain discharge.
  • the number of sustain discharge cycles of the next subframe is obtainable during the present subframe. Namely, if the output Y of the selector 3 is zero in a subframe "N", the number of sustain discharge cycles in a subframe "N+1" will be one. Accordingly, the numbers of sustain discharge cycles of subframes following the subframe "N+1" are each zero, so that these subframes do not require the addressing operation.
  • the present invention of FIGS. 52 and 53 employs the decoder 120, which computes an OR logic of an 8-bit input (bits A0 to A7), i.e., the value (the output Y of the selector 113) that determines the number of sustain discharge cycles of the next subframe. If this value becomes zero, the latch 121 holds the value when the next subframe is started, and the output Q of the latch 121 provides the disable signal D-ENA for disabling a high-voltage drive waveform.
  • the output Q of the latch 114, the output Y of the divider 115, the output Y of the selector 113, and the output Y of the decoder 120 are zeroed, so that the high-voltage drive waveform is continuously disabled.
  • the disabled state is canceled.
  • Stopping high-voltage pulses in subframes which do not carry out sustain discharge eliminates useless power consumption, to thereby drive the PDP with less power. Since the total write operation is not carried out in these subframes, contrast is not deteriorated, and a quality image is displayed with high contrast even under low luminance.
  • the present invention drives a display panel with use of separate addressing and sustain emission (discharge) periods to display a full color image with multiple intensity levels and adjust luminance in multiple levels.
  • the present invention of FIGS. 52 and 53 decreases the luminance of the display panel without increasing reactive power and drives the display panel with low power depending on the luminance. If the present invention is applied for an AC PDP involving a total write operation, it improves contrast under low luminance.
  • FIG. 54 is a timing chart showing an example of a conventional method of driving a monochrome PDP that does not adjust luminance.
  • W is a write cycle in which write discharge may be carried out
  • S is a sustain discharge cycle for turning ON cells that have been written during the write cycle W
  • S is a sustain discharge cycle for turning ON cells that have been written during a write cycle in a preceding frame.
  • Each frame involves a write discharge, a sustain discharge, and an erase discharge.
  • the erase discharge is not carried out, and only a rewriting operation is carried out according to new data in a write cycle of the next frame.
  • FIG. 55 is a timing chart showing an example of the former method (the erase pulse inserting method), and FIG. 56 shows drive waveforms of FIG. 55.
  • rewrite cycles W and sustain discharge cycles S are the same as those of FIG. 54.
  • "E” is an erase discharge cycle for applying an erase pulse
  • "e” is a sustain discharge cycle.
  • a cell is not turned ON (kept OFF) because it has been extinguished in the preceding erase cycle.
  • a write pulse (1) is applied to a Y-electrode to carry out write discharge in all cells of a corresponding line.
  • Selective erase pulses (2) and (3) are applied to the Y-electrode and A-electrodes. Cells selected by the pulse (3) are extinguished.
  • the pulses (1) to (3) are applied during the cycle W.
  • An erase pulse (4) is applied during the cycle E.
  • an emission period is equal to a sustain discharge period that starts with a write pulse and ends with an erase pulse.
  • luminance is controllable depending on a position where the erase pulse is inserted after the write cycle.
  • FIG. 57 is a timing chart showing an example of the latter method (the sustain discharge thinning method), and FIG. 58 shows drive waveforms of FIG. 57.
  • cycles W and S are the same as those of FIGS. 54 and 55. If a cycle for applying no sustain discharge pulses coincides with a cycle W, only a rewriting operation is carried out therein.
  • pulses (1) to (3) are the same as those of FIG. 56. Sustain discharge pulses (4) are not applied in the sustain discharge pulse thinned cycles shown in FIG. 57.
  • the luminance is adjustable in eight levels.
  • FIG. 59 is a timing chart showing a method of driving a PDP, which adjusts luminance and displays a plurality (4 to 16) of intensity levels.
  • cycles W and S are the same as those of FIG. 55.
  • This method selects (addresses) two lines per drive cycle, so that it must apply two selective erase pulses per drive cycle. This means that there is no temporal margin for inserting an erase pulse, and therefore, sustain discharge pulses are thinned out to adjust luminance.
  • intervals of thinning sustain discharge pulses must be a divisor of the number of drive cycles in a subframe whose weight of luminance is minimum (LSB). For example, if 16 intensity levels are employed and if a frame comprises 480 drive cycles (the frequency of a horizontal synchronous signal), a ratio of drive cycles of subframe will be 1:2:4:8. Namely, the subframe involve 32, 64, 128, and 256 drive cycles, respectively. In this case, luminance is adjustable in 32 levels because the minimum (LSB) subfield involves 32 cycles.
  • each color must involve 64 to 256 intensity levels. This is not achievable by the conventional multiple addressing method of FIG. 59. Accordingly, the applicant of the present invention has proposed a panel driving method, which controls intensity levels with use of separate addressing and sustain emission (discharge) periods (Japanese Unexamined Patent Publication (KOKAI) No. 4-195188).
  • FIG. 60 is a timing chart showing this proposal
  • FIG. 61 shows driving waveforms of the proposal.
  • subframes SF1 to SF4 are temporally separated from one another over a full image plane. Each of the subframes involves an addressing period for rewriting display data and a sustain emission (discharge) period for carrying out an emission display operation according to the rewritten display data.
  • a total write operation is carried out at first. Therefore, lines are sequentially selected one by one, and erase discharge is selectively carried out in cells not to be turned ON of the selected line according to display data. After the selective erase discharge is carried out in every line, sustain discharge is carried out.
  • the numbers of sustain discharge cycles of the subframes differ from one another. If there are 256 intensity levels, a ratio of the sustain discharge cycles of the subframes will be 1:2:4:8:16:64:128.
  • the number of sustain discharge cycles per frame is usually about 500. If the frequency of frames is 60 Hz, the frequency of sustain discharge cycles is 30 KHz.
  • an input signal (display data)
  • PDPs mostly employ digital control.
  • an analog input signal (display data) is converted into a digital signal, which is supplied to a control circuit.
  • luminance is adjustable by controlling the amplitude of the analog data just before the AD conversion.
  • the digital data after the AD conversion may be multiplied by 0 to 100%, to control the level of the signal.
  • the wall charges that work effectively on a selective write discharge to be accumulated over address electrode before the selective write discharge is executed in a display panel such as an AC PDP. Therefore, the voltage of addressing pulse can be reduced and a write error in displaying data due to an erase error can be prevented.
  • a write discharge for all cells and a erase discharge for all cells are executed.
  • the present invention carries out a write discharge and then an erase discharge in all cells of a selected display line, to equalize these cells before writing display data thereto.
  • the sequential line driving method according to the present invention therefore, prevent a write error in displaying data and displays a quality image.
  • the present invention carries out the write discharge and then the erase discharge in all cells of selected plural display lines, to equalize these cells before writing display data thereto.
  • the sequential multiple line driving method according to the present invention therefore, prevents a write error and displays a quality image.
  • the present invention carries out the write discharge and then the erase discharge in all cells of all display lines, to equalize these cells before writing display data thereto.
  • the separately addressing and sustain discharging method according to the present invention therefore, prevents a write error and displays a quality image.
  • the present invention carries out the write discharge and then the erase discharge in all cells of all display lines, to equalize these cells before writing display data thereto.
  • the separately addressing and sustain-discharging method according to the fourth invention therefore, prevents a write error and displays a quality image.
  • the present invention sequentially selects the display lines one by one, carries out write discharge in cells to be turned ON of the selected display line with use of the Y and addressing electrodes, to thereby write display data to the selected display line, and immediately applies a sustain discharge pulse to the X electrode, to carry out the sustain discharge for stabilizing wall charges and maintaining the stabilized wall charges up to a sustain discharge period.
  • the present invention groups the display lines into a plurality of blocks and connects X electrodes together in each of the blocks.
  • This PDP is driven by, for example, the driving method of the present invention, to avoid a write error, display a quality image, and stabilize wall charges up to a sustain discharge period.
  • the arrangement of the present invention helps reducing the power consumption of sustain discharge pulses for stabilizing wall charge during an addressing period. Namely, the present invention applies, during an addressing period in which display data are written, sustain discharge pulses for stabilizing wall charges only to the X electrode of the block that includes a display line to which the display data is written but not to the X electrodes of blocks that do not include the display line to which the data is written.
  • the present invention sets a voltage applied to the second electrodes of unselected lines to be lower than the potential of a sustain discharge pulse, or equal to an addressing voltage, to thereby decrease an effective voltage applied to a discharge space between adjacent Y electrodes lower than a discharge start voltage and avoid abnormal discharge between the adjacent Y electrodes.
  • the present invention drives a display panel with use of separate addressing and sustain discharge periods to display a full color image with multiple intensity levels and to adjust luminance in multiple levels with high accuracy.
  • the above arrangement increases or decreases the numbers of sustain emission operations in the respective subframes at the same ratio, to digitally control in multiple levels, the luminance of a display plane involving, for example, 64 to 256 intensity levels, to thereby realize a display comparable to a CRT.
  • the present invention may additionally employ means for stopping original operations (for example, high-voltage pulse applying operations) in subframes that do not require sustain discharge, to eliminate wasteful power consumption. Therefore, it becomes possible to drive the display unit with remarkly low power, by means of the effect of accumulating the wall charges. Further, in a subframe in which sustain discharge is executed, a write discharge for all cells and an erase discharge for all cells are also not executed. Therefore, the number of discharge in a background can be reduced. Consequently, the deterioration of the contrast in display panel can be prevented, and it is also possible for a display panel with high contrast to be realized even at the time of low luminance.
  • original operations for example, high-voltage pulse applying operations

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of Gas Discharge Display Tubes (AREA)
US07/995,293 1991-12-20 1992-12-21 Method and apparatus for driving display panel Ceased US5420602A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/815,974 USRE37444E1 (en) 1991-12-20 1997-03-13 Method and apparatus for driving display panel

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP33834291 1991-12-20
JP25122892 1992-09-21
JP4-281459 1992-10-20
JP4-251228 1992-10-20
JP28145992 1992-10-20
JP3-338342 1992-10-20

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US08/815,974 Reissue USRE37444E1 (en) 1991-12-20 1997-03-13 Method and apparatus for driving display panel

Publications (1)

Publication Number Publication Date
US5420602A true US5420602A (en) 1995-05-30

Family

ID=27334009

Family Applications (2)

Application Number Title Priority Date Filing Date
US07/995,293 Ceased US5420602A (en) 1991-12-20 1992-12-21 Method and apparatus for driving display panel
US08/815,974 Expired - Lifetime USRE37444E1 (en) 1991-12-20 1997-03-13 Method and apparatus for driving display panel

Family Applications After (1)

Application Number Title Priority Date Filing Date
US08/815,974 Expired - Lifetime USRE37444E1 (en) 1991-12-20 1997-03-13 Method and apparatus for driving display panel

Country Status (3)

Country Link
US (2) US5420602A (de)
EP (4) EP1231590A3 (de)
DE (3) DE69232961T2 (de)

Cited By (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5654728A (en) * 1995-10-02 1997-08-05 Fujitsu Limited AC plasma display unit and its device circuit
US5757348A (en) * 1994-12-22 1998-05-26 Displaytech, Inc. Active matrix liquid crystal image generator with hybrid writing scheme
US5790087A (en) * 1995-04-17 1998-08-04 Pioneer Electronic Corporation Method for driving a matrix type of plasma display panel
US5854540A (en) * 1996-06-18 1998-12-29 Mitsubishi Denki Kabushiki Kaisha Plasma display panel driving method and plasma display panel device therefor
US5874932A (en) * 1994-10-31 1999-02-23 Fujitsu Limited Plasma display device
US5959619A (en) * 1995-09-19 1999-09-28 Fujitsu, Limited Display for performing gray-scale display according to subfield method, display unit and display signal generator
US5982344A (en) * 1997-04-16 1999-11-09 Pioneer Electronic Corporation Method for driving a plasma display panel
US6002381A (en) * 1996-01-31 1999-12-14 Fujitsu Limited Plasma display with improved reactivation characteristic, driving method for plasma display, wave generating circuit with reduced memory capacity, and planar matrix type display using wave generating circuit
US6034482A (en) * 1996-11-12 2000-03-07 Fujitsu Limited Method and apparatus for driving plasma display panel
US6052101A (en) * 1996-07-31 2000-04-18 Lg Electronics Inc. Circuit of driving plasma display device and gray scale implementing method
US6054970A (en) * 1997-08-22 2000-04-25 Fujitsu Limited Method for driving an ac-driven PDP
US6057815A (en) * 1996-11-19 2000-05-02 Nec Corporation Driver circuit for AC-memory plasma display panel
US6088009A (en) * 1996-05-30 2000-07-11 Lg Electronics Inc. Device for and method of compensating image distortion of plasma display panel
US6097358A (en) * 1997-09-18 2000-08-01 Fujitsu Limited AC plasma display with precise relationships in regards to order and value of the weighted luminance of sub-fields with in the sub-groups and erase addressing in all address periods
US6100859A (en) * 1995-09-01 2000-08-08 Fujitsu Limited Panel display adjusting number of sustaining discharge pulses according to the quantity of display data
US6118416A (en) * 1996-09-30 2000-09-12 Nec Corporation Method of controlling alternating current plasma display panel with positive priming discharge pulse and negative priming discharge pulse
US6195075B1 (en) * 1995-08-31 2001-02-27 Matsushita Electronics Corporation Plasma display device and method for driving the same
US6198463B1 (en) * 1997-09-30 2001-03-06 Matsushita Electric Industrial Co., Ltd. Method for driving AC-type plasma display panel
US6219012B1 (en) * 1997-03-07 2001-04-17 U.S. Philips Corporation Flat panel display apparatus and method of driving such panel
US6232935B1 (en) * 1997-09-01 2001-05-15 Samsung Sdi Co., Ltd. Plasma display panel and method for driving the same
US6243084B1 (en) * 1997-04-24 2001-06-05 Mitsubishi Denki Kabushiki Kaisha Method for driving plasma display
US6262700B1 (en) * 1998-02-25 2001-07-17 Nec Corporation Method for driving plasma display panel
US6268838B1 (en) * 1996-07-02 2001-07-31 Lg Electronics Inc. Method and circuit for driving PDP
US6271811B1 (en) * 1999-03-12 2001-08-07 Nec Corporation Method of driving plasma display panel having improved operational margin
US6292159B1 (en) * 1997-05-08 2001-09-18 Mitsubishi Denki Kabushiki Kaisha Method for driving plasma display panel
US6331842B1 (en) * 1997-04-02 2001-12-18 Poineer Electric Corporation Method for driving a plasma display panel
US6337674B1 (en) 1998-03-13 2002-01-08 Hyundai Electronics Industries Co., Ltd. Driving method for an alternating-current plasma display panel device
US6342873B1 (en) * 1996-12-25 2002-01-29 Nec Corporation Surface discharge type plasma display device suppressing the occurrence of electromagnetic field radiation
US6344840B1 (en) * 1998-01-13 2002-02-05 Canon Kabushiki Kaisha Plasma-addressed liquid crystal display device
US6362800B1 (en) * 1998-01-17 2002-03-26 Lg Electronics Inc. Method and apparatus for driving plasma display panel
US6424349B1 (en) 1998-04-09 2002-07-23 Hyundai Electronics Industries Co., Ltd. Data controller with a data converter for display panel
US20020097003A1 (en) * 2001-01-19 2002-07-25 Fujitsu Hitachi Plasma Display Limted Method of driving plasma display device and plasma display device
US6433762B1 (en) 1998-11-05 2002-08-13 Acer Display Technology, Inc. Method and apparatus for driving a plasma display panel
US6476801B2 (en) * 1997-03-31 2002-11-05 Mitsubishi Denki Kabushiki Kaisha Plasma display device drive circuit identifies signal format of the input video signal to select previously determined control information to drive the display
US20020180667A1 (en) * 1999-11-30 2002-12-05 Bong Chool Kim Method for operating plasma display panel
US6501447B1 (en) * 1999-03-16 2002-12-31 Lg Electronics Inc. Plasma display panel employing radio frequency and method of driving the same
US6603446B1 (en) * 1998-05-19 2003-08-05 Fujitsu Limited Plasma display device
US6646624B1 (en) * 1998-07-30 2003-11-11 Matsushita Electric Industrial Co., Ltd. AC plasma display device
US20040155874A1 (en) * 2003-02-12 2004-08-12 Lg Electronics Inc. Apparatus for driving flat display panel
US6778152B1 (en) * 1998-02-09 2004-08-17 Au Optronics Corp. Method and apparatus for driving a plasma display panel
US6781309B2 (en) 2000-11-29 2004-08-24 Cld, Inc. Plasma switched organic electroluminescent display
US20050128166A1 (en) * 2002-12-10 2005-06-16 Nec Plasma Display Corporation Plasma display panel and method of driving the same
US20050248509A1 (en) * 1998-06-05 2005-11-10 Yasunobu Hashimoto Method for driving a gas electric discharge device
US6999047B1 (en) 1998-08-12 2006-02-14 Koninklijke Philips Electronics N.V. Displaying video on a plasma display panel
US20060109209A1 (en) * 2004-11-19 2006-05-25 Lg Electronics Inc. Plasma display apparatus and driving method thereof
US7170483B2 (en) 1994-12-22 2007-01-30 Displaytech, Inc. Active matrix liquid crystal image generator
US20070252783A1 (en) * 2003-06-04 2007-11-01 Shinichiro Hashimoto Plasma Display Apparatus and Driving Method Therefor
USRE41166E1 (en) 1997-04-22 2010-03-23 Samsung Sdi Co., Ltd. Method of driving surface discharge plasma display panel
CN1853214B (zh) * 2003-10-01 2010-06-02 汤姆森等离子公司 用于驱动等离子体显示板的设备和等离子体显示板
USRE41817E1 (en) 1998-11-20 2010-10-12 Hitachi Plasma Patent Licensing Co., Ltd. Method for driving a gas-discharge panel
US8130439B2 (en) 1994-12-22 2012-03-06 Micron Technology, Inc. Optics arrangements including light source arrangements for an active matrix liquid crystal generator
US20130342114A1 (en) * 2012-06-22 2013-12-26 Samsung Display Co., Ltd. Power unit and organic light emitting display device having the same

Families Citing this family (290)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6787995B1 (en) 1992-01-28 2004-09-07 Fujitsu Limited Full color surface discharge type plasma display device
KR100271479B1 (ko) * 1993-08-23 2000-11-15 김순택 플라즈마 표시판넬의 구동방법
FR2713382B1 (fr) 1993-12-03 1995-12-29 Thomson Tubes Electroniques Procédé de réglage de la luminosité globale d'un écran matriciel bistable affichant des demi-teintes.
JP2772753B2 (ja) 1993-12-10 1998-07-09 富士通株式会社 プラズマディスプレイパネル並びにその駆動方法及び駆動回路
JP2891280B2 (ja) * 1993-12-10 1999-05-17 富士通株式会社 平面表示装置の駆動装置及び駆動方法
US5656893A (en) * 1994-04-28 1997-08-12 Matsushita Electric Industrial Co., Ltd. Gas discharge display apparatus
US5969478A (en) * 1994-04-28 1999-10-19 Matsushita Electronics Corporation Gas discharge display apparatus and method for driving the same
JP3395399B2 (ja) * 1994-09-09 2003-04-14 ソニー株式会社 プラズマ駆動回路
DE69638014D1 (de) * 1995-07-21 2009-10-15 Canon Kk Grauskalasteuerschaltung mit Luminanzkompensation
US6373452B1 (en) 1995-08-03 2002-04-16 Fujiitsu Limited Plasma display panel, method of driving same and plasma display apparatus
US5745086A (en) * 1995-11-29 1998-04-28 Plasmaco Inc. Plasma panel exhibiting enhanced contrast
JP3433032B2 (ja) * 1995-12-28 2003-08-04 パイオニア株式会社 面放電交流型プラズマディスプレイ装置及びその駆動方法
JP3263310B2 (ja) * 1996-05-17 2002-03-04 富士通株式会社 プラズマディスプレイパネル駆動方法及びこの駆動方法を用いたプラズマディスプレイ装置
JP3318497B2 (ja) * 1996-11-11 2002-08-26 富士通株式会社 Ａｃ型ｐｄｐの駆動方法
JP3033546B2 (ja) * 1997-01-28 2000-04-17 日本電気株式会社 交流放電メモリ型プラズマディスプレイパネルの駆動方法
RU2120154C1 (ru) * 1997-03-28 1998-10-10 Совместное закрытое акционерное общество "Научно-производственная компания "ОРИОН-ПЛАЗМА" Газоразрядная индикаторная панель переменного тока с поверхностным разрядом и способ управления ею
JP3573968B2 (ja) * 1997-07-15 2004-10-06 富士通株式会社 プラズマディスプレイの駆動方法及び駆動装置
FR2769115B1 (fr) 1997-09-30 1999-12-03 Thomson Tubes Electroniques Procede de commande d'un panneau de visualisation alternatif integrant une ionisation
JP3420938B2 (ja) 1998-05-27 2003-06-30 富士通株式会社 プラズマディスプレイパネル駆動方法および駆動装置
TW527576B (en) 1998-07-29 2003-04-11 Hitachi Ltd Display panel driving method and discharge type display apparatus
US6809707B1 (en) 1998-08-12 2004-10-26 Koninklijke Philips Electronics N.V. Displaying interlaced video on a matrix display
JP2000089720A (ja) * 1998-09-10 2000-03-31 Fujitsu Ltd プラズマディスプレイの駆動方法及びプラズマディスプレイ装置
US6184848B1 (en) * 1998-09-23 2001-02-06 Matsushita Electric Industrial Co., Ltd. Positive column AC plasma display
JP3838311B2 (ja) * 1998-10-09 2006-10-25 株式会社日立プラズマパテントライセンシング プラズマディスプレイパネル
EP1022713A3 (de) * 1999-01-14 2000-12-06 Nec Corporation Verfahren zur Ansteuerung einer Wechselstromplasmaanzeigetafel
US7619591B1 (en) 1999-04-26 2009-11-17 Imaging Systems Technology Addressing and sustaining of plasma display with plasma-shells
JP3468284B2 (ja) * 1999-06-15 2003-11-17 日本電気株式会社 プラズマディスプレイパネルの駆動方法
JP2001013917A (ja) * 1999-06-30 2001-01-19 Hitachi Ltd ディスプレイ装置
US6930451B2 (en) * 2001-01-16 2005-08-16 Samsung Sdi Co., Ltd. Plasma display and manufacturing method thereof
US7157854B1 (en) 2002-05-21 2007-01-02 Imaging Systems Technology Tubular PDP
US7122961B1 (en) 2002-05-21 2006-10-17 Imaging Systems Technology Positive column tubular PDP
JP2003345304A (ja) * 2002-05-24 2003-12-03 Samsung Sdi Co Ltd プラズマ表示パネルの自動電力制御方法と装置、その装置を有するプラズマ表示パネル装置及びその制御方法をコンピュータに指示する命令を収めた媒体
JP4271902B2 (ja) * 2002-05-27 2009-06-03 株式会社日立製作所 プラズマディスプレイパネル及びそれを用いた画像表示装置
KR100441528B1 (ko) * 2002-07-08 2004-07-23 삼성에스디아이 주식회사 계조 및 색 표현력 향상을 위한 플라즈마 디스플레이패널의 구동 장치 및 그 방법
KR100603282B1 (ko) * 2002-07-12 2006-07-20 삼성에스디아이 주식회사 어드레싱 전력을 최소화한 3-전극 플라즈마 디스플레이장치의 구동 방법
KR100467431B1 (ko) * 2002-07-23 2005-01-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 그 구동 방법
US7348726B2 (en) * 2002-08-02 2008-03-25 Samsung Sdi Co., Ltd. Plasma display panel and manufacturing method thereof where address electrodes are formed by depositing a liquid in concave grooves arranged in a substrate
KR100484646B1 (ko) * 2002-09-27 2005-04-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100522686B1 (ko) * 2002-11-05 2005-10-19 삼성에스디아이 주식회사 플라즈마 표시장치
US7187125B2 (en) 2002-12-17 2007-03-06 Samsung Sdi Co., Ltd. Plasma display panel
EP1435638B1 (de) 2002-12-31 2008-09-10 Samsung SDI Co., Ltd. Plasmaanzeigetafel mit Aufrechterhaltungselektroden mit Doppelspalt
KR100589331B1 (ko) 2003-02-21 2006-06-14 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20040095854A (ko) * 2003-04-28 2004-11-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널을 채용한 화상 표시장치
KR20040100055A (ko) * 2003-05-21 2004-12-02 삼성에스디아이 주식회사 교류형 플라즈마 디스플레이 패널 및 어드레스 전극형성방법
KR100521475B1 (ko) * 2003-06-23 2005-10-12 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100508949B1 (ko) * 2003-09-04 2005-08-17 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100528917B1 (ko) 2003-07-22 2005-11-15 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100515838B1 (ko) 2003-07-29 2005-09-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050018032A (ko) * 2003-08-12 2005-02-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동 방법 및 플라즈마 표시장치
KR100515841B1 (ko) * 2003-08-13 2005-09-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100528919B1 (ko) 2003-08-18 2005-11-15 삼성에스디아이 주식회사 외광 반사를 줄인 플라즈마 디스플레이 패널
KR100573112B1 (ko) * 2003-09-01 2006-04-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100542231B1 (ko) * 2003-09-02 2006-01-10 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100542189B1 (ko) * 2003-09-04 2006-01-10 삼성에스디아이 주식회사 개선된 어드레스전극구조를 갖는 플라즈마 디스플레이 패널
KR100515362B1 (ko) * 2003-09-04 2005-09-15 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100528924B1 (ko) * 2003-09-08 2005-11-15 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100544132B1 (ko) * 2003-09-08 2006-01-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 그 제조방법
KR100528925B1 (ko) * 2003-09-09 2005-11-15 삼성에스디아이 주식회사 방열시트 및 이를 구비한 플라즈마 디스플레이 장치
KR100515342B1 (ko) * 2003-09-26 2005-09-15 삼성에스디아이 주식회사 플라즈마 표시 패널의 어드레스 데이터 자동 전력 제어방법과 장치, 그 장치를 갖는 플라즈마 표시 패널
KR100497235B1 (ko) * 2003-10-01 2005-06-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동 장치 및 플라즈마디스플레이 패널의 화상 처리 방법
KR100515843B1 (ko) 2003-10-01 2005-09-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100528929B1 (ko) * 2003-10-08 2005-11-15 삼성에스디아이 주식회사 디스플레이 장치용 열 전도매체와, 이를 제조하기 위한방법과, 이를 적용한 플라즈마 표시장치 조립체
KR100515845B1 (ko) 2003-10-09 2005-09-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 플라즈마 디스플레이 패널의후면 패널 제조방법
KR100536198B1 (ko) * 2003-10-09 2005-12-12 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
JP4276157B2 (ja) * 2003-10-09 2009-06-10 三星エスディアイ株式会社 プラズマディスプレイパネル及びその駆動方法
KR100751314B1 (ko) * 2003-10-14 2007-08-22 삼성에스디아이 주식회사 어드레싱 전력을 최소화한 방전 디스플레이 장치 및 그구동 방법
KR100589358B1 (ko) * 2003-10-16 2006-06-14 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100570609B1 (ko) * 2003-10-16 2006-04-12 삼성에스디아이 주식회사 플라즈마 표시 패널 및 그의 색좌표 제어장치 및 제어방법
KR100522701B1 (ko) * 2003-10-16 2005-10-19 삼성에스디아이 주식회사 결정화 유전체층을 구비한 플라즈마 디스플레이 패널과,이의 제조 방법
KR100625976B1 (ko) * 2003-10-16 2006-09-20 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
US20050088092A1 (en) * 2003-10-17 2005-04-28 Myoung-Kon Kim Plasma display apparatus
KR100647586B1 (ko) * 2003-10-21 2006-11-17 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100570614B1 (ko) * 2003-10-21 2006-04-12 삼성에스디아이 주식회사 고부하 화면의 계조 표현 방법 및 그 방법을 사용한플라즈마 디스플레이 패널 구동 장치
KR100669692B1 (ko) * 2003-10-21 2007-01-16 삼성에스디아이 주식회사 높은 휘도 및 콘트라스트를 가진 플라즈마 디스플레이 패널
KR100627381B1 (ko) 2003-10-23 2006-09-22 삼성에스디아이 주식회사 드라이버 ｉｃ 방열구조를 갖는 플라즈마 디스플레이 장치
KR20050039206A (ko) * 2003-10-24 2005-04-29 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100615180B1 (ko) * 2003-10-28 2006-08-25 삼성에스디아이 주식회사 다층 배면 유전층을 구비하는 플라즈마 디스플레이 패널
KR100647588B1 (ko) * 2003-10-29 2006-11-17 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 이를 구비한 평판 표시 장치
KR100669693B1 (ko) * 2003-10-30 2007-01-16 삼성에스디아이 주식회사 유전체막용 도료 및 이를 이용한 플라즈마 디스플레이 패널
KR100578792B1 (ko) * 2003-10-31 2006-05-11 삼성에스디아이 주식회사 형광체 도포에 적합한 플라즈마 디스플레이 패널
KR100578912B1 (ko) * 2003-10-31 2006-05-11 삼성에스디아이 주식회사 개선된 전극을 구비한 플라즈마 디스플레이 패널
KR100669696B1 (ko) * 2003-11-08 2007-01-16 삼성에스디아이 주식회사 플라즈마 표시장치
KR100560471B1 (ko) * 2003-11-10 2006-03-13 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 그 구동 방법
US7285914B2 (en) * 2003-11-13 2007-10-23 Samsung Sdi Co., Ltd. Plasma display panel (PDP) having phosphor layers in non-display areas
KR100647590B1 (ko) * 2003-11-17 2006-11-17 삼성에스디아이 주식회사 플라즈마 디스플레이 패널과, 이의 제조 방법
KR100603310B1 (ko) * 2003-11-22 2006-07-20 삼성에스디아이 주식회사 계조의 선형성 증진을 위한 방전 표시 패널의 구동 방법
KR100603311B1 (ko) 2003-11-22 2006-07-20 삼성에스디아이 주식회사 패널구동방법 및 장치
KR20050049861A (ko) 2003-11-24 2005-05-27 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100578837B1 (ko) * 2003-11-24 2006-05-11 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동 장치 및 구동 방법
KR100603312B1 (ko) * 2003-11-24 2006-07-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 구동방법
KR100589370B1 (ko) * 2003-11-26 2006-06-14 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR20050051039A (ko) * 2003-11-26 2005-06-01 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100589357B1 (ko) * 2003-11-27 2006-06-14 삼성에스디아이 주식회사 형광체 도포에 적합한 플라즈마 디스플레이 패널
KR100669700B1 (ko) * 2003-11-28 2007-01-16 삼성에스디아이 주식회사 방열 성능이 개선된 플라즈마 표시장치 조립체
KR100667925B1 (ko) * 2003-11-29 2007-01-11 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 이의 제조방법
KR100589412B1 (ko) * 2003-11-29 2006-06-14 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 그 제조 방법
KR100603324B1 (ko) * 2003-11-29 2006-07-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100669317B1 (ko) * 2003-11-29 2007-01-15 삼성에스디아이 주식회사 플라즈마 디스플레이 패널용 녹색 형광체
KR100612382B1 (ko) * 2003-11-29 2006-08-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 그 제조 방법
KR100625992B1 (ko) * 2003-11-29 2006-09-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동방법
KR20050075643A (ko) * 2004-01-17 2005-07-21 삼성코닝 주식회사 플라즈마 표시장치용 필터 조립체와, 이의 제조방법
KR100589404B1 (ko) * 2004-01-26 2006-06-14 삼성에스디아이 주식회사 플라즈마 디스플레이 패널용 녹색 형광체 및 이를포함하는 플라즈마 디스플레이 패널
KR20050078444A (ko) * 2004-01-29 2005-08-05 삼성에스디아이 주식회사 플라즈마 표시 패널의 구동 방법 및 플라즈마 표시 장치
KR100669706B1 (ko) * 2004-02-10 2007-01-16 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100637148B1 (ko) * 2004-02-18 2006-10-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100637151B1 (ko) * 2004-02-21 2006-10-23 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100589336B1 (ko) * 2004-02-25 2006-06-14 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100603332B1 (ko) * 2004-02-26 2006-07-20 삼성에스디아이 주식회사 디스플레이 패널구동방법
US7508673B2 (en) * 2004-03-04 2009-03-24 Samsung Sdi Co., Ltd. Heat dissipating apparatus for plasma display device
US7279837B2 (en) * 2004-03-24 2007-10-09 Samsung Sdi Co., Ltd. Plasma display panel comprising discharge electrodes disposed within opaque upper barrier ribs
KR100683671B1 (ko) * 2004-03-25 2007-02-15 삼성에스디아이 주식회사 전자기파 차폐층을 구비한 플라즈마 디스플레이 패널
KR100581906B1 (ko) 2004-03-26 2006-05-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 이를 구비한 평판 표시 장치
KR100669713B1 (ko) * 2004-03-26 2007-01-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100625997B1 (ko) * 2004-04-09 2006-09-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
US20050225245A1 (en) * 2004-04-09 2005-10-13 Seung-Beom Seo Plasma display panel
KR100581907B1 (ko) * 2004-04-09 2006-05-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100530642B1 (ko) * 2004-04-12 2005-11-23 엘지전자 주식회사 플라즈마 디스플레이 패널의 구동장치
JP4248511B2 (ja) * 2004-04-12 2009-04-02 三星エスディアイ株式会社 プラズマ表示装置
KR100918410B1 (ko) * 2004-04-12 2009-09-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
US7256545B2 (en) 2004-04-13 2007-08-14 Samsung Sdi Co., Ltd. Plasma display panel (PDP)
KR100573140B1 (ko) * 2004-04-16 2006-04-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050101427A (ko) * 2004-04-19 2005-10-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050101431A (ko) * 2004-04-19 2005-10-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050101918A (ko) * 2004-04-20 2005-10-25 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050101905A (ko) * 2004-04-20 2005-10-25 삼성에스디아이 주식회사 고효율 플라즈마 디스플레이 패널
KR20050101903A (ko) * 2004-04-20 2005-10-25 삼성에스디아이 주식회사 전자기파 차폐전극을 구비한 플라스마 디스플레이 패널
KR20050104007A (ko) * 2004-04-27 2005-11-02 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100922745B1 (ko) * 2004-04-27 2009-10-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050104269A (ko) * 2004-04-28 2005-11-02 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050104215A (ko) * 2004-04-28 2005-11-02 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100560481B1 (ko) * 2004-04-29 2006-03-13 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동 방법 및 플라즈마 표시장치
US7457120B2 (en) * 2004-04-29 2008-11-25 Samsung Sdi Co., Ltd. Plasma display apparatus
GB0409662D0 (en) * 2004-04-30 2004-06-02 Johnson Electric Sa Brush assembly
KR20050105411A (ko) * 2004-05-01 2005-11-04 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100918411B1 (ko) * 2004-05-01 2009-09-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050107050A (ko) * 2004-05-07 2005-11-11 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100918413B1 (ko) * 2004-05-18 2009-09-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050111185A (ko) * 2004-05-21 2005-11-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050111188A (ko) * 2004-05-21 2005-11-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100918415B1 (ko) * 2004-05-24 2009-09-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100648716B1 (ko) 2004-05-24 2006-11-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 이의 구동방법
KR20050112307A (ko) * 2004-05-25 2005-11-30 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
US20050264233A1 (en) * 2004-05-25 2005-12-01 Kyu-Hang Lee Plasma display panel (PDP)
KR100536226B1 (ko) * 2004-05-25 2005-12-12 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동 방법
KR20050112576A (ko) * 2004-05-27 2005-12-01 삼성에스디아이 주식회사 플라즈마 디스플레이 모듈 및 이를 제조하는 방법
KR100578924B1 (ko) * 2004-05-28 2006-05-11 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100612358B1 (ko) * 2004-05-31 2006-08-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100922746B1 (ko) * 2004-05-31 2009-10-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050116431A (ko) * 2004-06-07 2005-12-12 삼성에스디아이 주식회사 감광성 페이스트 조성물, 이를 이용하여 제조된 ｐｄｐ전극, 및 이를 포함하는 ｐｄｐ
KR100658740B1 (ko) * 2004-06-18 2006-12-15 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20050121931A (ko) * 2004-06-23 2005-12-28 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100542204B1 (ko) * 2004-06-30 2006-01-10 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100590088B1 (ko) * 2004-06-30 2006-06-14 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
JP4382707B2 (ja) 2004-06-30 2009-12-16 三星エスディアイ株式会社 プラズマディスプレイパネル
US7649318B2 (en) * 2004-06-30 2010-01-19 Samsung Sdi Co., Ltd. Design for a plasma display panel that provides improved luminance-efficiency and allows for a lower voltage to initiate discharge
KR100592285B1 (ko) * 2004-07-07 2006-06-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100542239B1 (ko) * 2004-08-03 2006-01-10 삼성에스디아이 주식회사 플라즈마 표시 장치 및 그 구동 방법
KR100553772B1 (ko) * 2004-08-05 2006-02-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널구동방법
US7482754B2 (en) * 2004-08-13 2009-01-27 Samsung Sdi Co., Ltd. Plasma display panel
KR100578854B1 (ko) * 2004-08-18 2006-05-11 삼성에스디아이 주식회사 플라즈마 표시 장치와 그 구동 방법
KR100573161B1 (ko) * 2004-08-30 2006-04-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100669327B1 (ko) * 2004-10-11 2007-01-15 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100659064B1 (ko) * 2004-10-12 2006-12-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100647619B1 (ko) 2004-10-12 2006-11-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100581940B1 (ko) * 2004-10-13 2006-05-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100626021B1 (ko) * 2004-10-19 2006-09-20 삼성에스디아이 주식회사 패널 조립체와, 이를 채용한 플라즈마 표시장치 조립체와,플라즈마 표시장치 조립체의 제조 방법
KR20060034761A (ko) * 2004-10-19 2006-04-25 삼성에스디아이 주식회사 플라즈마 디스플레이 패널과, 이의 제조 방법
KR100581942B1 (ko) * 2004-10-25 2006-05-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
US7230380B2 (en) * 2004-10-28 2007-06-12 Samsung Sdi Co., Ltd. Plasma display panel
KR101082434B1 (ko) * 2004-10-28 2011-11-11 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100683688B1 (ko) * 2004-11-04 2007-02-15 삼성에스디아이 주식회사 유전체층 형성 장치 및 이를 이용한 플라즈마 디스플레이패널의 제조 방법
KR100615267B1 (ko) * 2004-11-04 2006-08-25 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100759443B1 (ko) * 2004-11-04 2007-09-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100647630B1 (ko) * 2004-11-04 2006-11-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100590110B1 (ko) * 2004-11-19 2006-06-14 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100581952B1 (ko) * 2004-11-29 2006-05-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100581954B1 (ko) * 2004-11-29 2006-05-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100658714B1 (ko) * 2004-11-30 2006-12-15 삼성에스디아이 주식회사 감광성 조성물, 이를 포함하는 격벽 형성용 감광성페이스트 조성물, 및 이를 이용한 플라즈마 디스플레이패널용 격벽의 제조방법.
KR100659079B1 (ko) * 2004-12-04 2006-12-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
TWI266348B (en) * 2004-12-07 2006-11-11 Longtech Systems Corp Automatic gas-filling device for discharge luminous tube
KR100669805B1 (ko) * 2004-12-08 2007-01-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100709250B1 (ko) * 2004-12-10 2007-04-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 그 제조방법
KR100683739B1 (ko) * 2004-12-15 2007-02-20 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100615299B1 (ko) * 2004-12-17 2006-08-25 삼성에스디아이 주식회사 플라즈마 표시장치 조립체
KR100647673B1 (ko) * 2004-12-30 2006-11-23 삼성에스디아이 주식회사 평판 램프 및 플라즈마 디스플레이 장치
KR100730124B1 (ko) * 2004-12-30 2007-06-19 삼성에스디아이 주식회사 플라즈마 표시 장치
KR100708658B1 (ko) * 2005-01-05 2007-04-17 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100927611B1 (ko) * 2005-01-05 2009-11-23 삼성에스디아이 주식회사 감광성 페이스트 조성물, 이를 이용하여 제조된 ｐｄｐ전극, 및 이를 포함하는 ｐｄｐ
KR100927610B1 (ko) * 2005-01-05 2009-11-23 삼성에스디아이 주식회사 감광성 페이스트 조성물, 및 이를 이용하여 제조된플라즈마 디스플레이 패널
KR100927612B1 (ko) * 2005-01-11 2009-11-23 삼성에스디아이 주식회사 보호막, 상기 보호막 형성용 복합체, 상기 보호막 제조방법 및 상기 보호막을 구비한 플라즈마 디스플레이디바이스
KR100603414B1 (ko) * 2005-01-26 2006-07-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 이를 구비한 평판 표시 장치
KR20060087135A (ko) * 2005-01-28 2006-08-02 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
JP2006236975A (ja) 2005-01-31 2006-09-07 Samsung Sdi Co Ltd ガス放電表示装置及びその製造方法
KR100670281B1 (ko) * 2005-02-01 2007-01-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
US20060170630A1 (en) * 2005-02-01 2006-08-03 Min Hur Plasma display panel (PDP) and method of driving PDP
KR100670283B1 (ko) * 2005-02-03 2007-01-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 이를 구비한 평판 표시 장치
KR100669423B1 (ko) * 2005-02-04 2007-01-15 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20060098459A (ko) * 2005-03-03 2006-09-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 유전체층 형성 구조 및 이를구비한 플라즈마 디스플레이 패널
KR20060098936A (ko) * 2005-03-09 2006-09-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20060099863A (ko) * 2005-03-15 2006-09-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100627318B1 (ko) * 2005-03-16 2006-09-25 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100669464B1 (ko) * 2005-03-17 2007-01-15 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100670327B1 (ko) * 2005-03-25 2007-01-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
US20060238124A1 (en) * 2005-04-22 2006-10-26 Sung-Hune Yoo Dielectric layer, plasma display panel comprising dielectric layer, and method of fabricating dielectric layer
KR100683770B1 (ko) * 2005-04-26 2007-02-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100626079B1 (ko) * 2005-05-13 2006-09-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100788578B1 (ko) * 2005-05-14 2007-12-26 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100730130B1 (ko) * 2005-05-16 2007-06-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100719675B1 (ko) * 2005-05-24 2007-05-17 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR20060126317A (ko) 2005-06-04 2006-12-07 삼성에스디아이 주식회사 플라즈마 표시 장치
KR100708691B1 (ko) 2005-06-11 2007-04-17 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동 방법 및 그 구동 방법에의해 구동되는 플라즈마 디스플레이 패널
KR100659879B1 (ko) * 2005-06-13 2006-12-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100708692B1 (ko) * 2005-06-14 2007-04-18 삼성에스디아이 주식회사 디스플레이 패널의 구동장치
KR100730138B1 (ko) * 2005-06-28 2007-06-19 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR100708697B1 (ko) * 2005-07-07 2007-04-18 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100908715B1 (ko) * 2005-07-08 2009-07-22 삼성에스디아이 주식회사 플라즈마 표시 장치 및 그 구동 방법
KR100670181B1 (ko) * 2005-07-27 2007-01-16 삼성에스디아이 주식회사 전원 공급 장치 및 이를 포함하는 플라즈마 표시 장치
KR100658723B1 (ko) * 2005-08-01 2006-12-15 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
US7733304B2 (en) * 2005-08-02 2010-06-08 Samsung Sdi Co., Ltd. Plasma display and plasma display driver and method of driving plasma display
KR100730142B1 (ko) * 2005-08-09 2007-06-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100683792B1 (ko) * 2005-08-10 2007-02-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동 방법
KR100751341B1 (ko) * 2005-08-12 2007-08-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100635751B1 (ko) * 2005-08-17 2006-10-17 삼성에스디아이 주식회사 플라즈마 표시장치
KR100637233B1 (ko) * 2005-08-19 2006-10-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100637235B1 (ko) * 2005-08-26 2006-10-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100637240B1 (ko) * 2005-08-27 2006-10-23 삼성에스디아이 주식회사 효율적인 화소 구조를 가진 디스플레이 패널 및 그 구동방법
KR100637242B1 (ko) * 2005-08-29 2006-10-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100730144B1 (ko) * 2005-08-30 2007-06-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100683796B1 (ko) * 2005-08-31 2007-02-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100749614B1 (ko) * 2005-09-07 2007-08-14 삼성에스디아이 주식회사 마이크로 디스차아지형 플라즈마 표시 장치
KR100696815B1 (ko) * 2005-09-07 2007-03-19 삼성에스디아이 주식회사 마이크로 디스차아지형 플라즈마 표시 장치
KR100749615B1 (ko) * 2005-09-07 2007-08-14 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20070095497A (ko) * 2005-09-30 2007-10-01 삼성에스디아이 주식회사 전극 형성용 전도성 분체, 이의 제조방법, 이를 이용한플라즈마 디스플레이 패널의 전극 형성방법, 및 이를포함하는 플라즈마 디스플레이 패널
KR20070039204A (ko) * 2005-10-07 2007-04-11 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 제조방법
KR100749500B1 (ko) * 2005-10-11 2007-08-14 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100696635B1 (ko) * 2005-10-13 2007-03-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 이의 제조방법
KR100696697B1 (ko) * 2005-11-09 2007-03-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100760769B1 (ko) * 2005-11-15 2007-09-21 삼성에스디아이 주식회사 화소의 집적도를 높일 수 있는 플라즈마 표시 패널
KR100659834B1 (ko) * 2005-11-22 2006-12-19 삼성에스디아이 주식회사 단색 표시에 적합한 플라즈마 표시 패널
KR100730170B1 (ko) * 2005-11-22 2007-06-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100730194B1 (ko) * 2005-12-30 2007-06-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100759564B1 (ko) * 2005-12-31 2007-09-18 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100787443B1 (ko) * 2005-12-31 2007-12-26 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100777730B1 (ko) * 2005-12-31 2007-11-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100730205B1 (ko) * 2006-02-27 2007-06-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100751369B1 (ko) * 2006-03-06 2007-08-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20070091767A (ko) * 2006-03-07 2007-09-12 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 구동장치
KR100730213B1 (ko) * 2006-03-28 2007-06-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20070097221A (ko) * 2006-03-28 2007-10-04 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100927614B1 (ko) * 2006-03-29 2009-11-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널용 적색 형광체 및 이로부터형성된 형광막을 구비하는 플라즈마 디스플레이 패널
KR20070097702A (ko) * 2006-03-29 2007-10-05 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100879295B1 (ko) * 2006-03-29 2009-01-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20070097703A (ko) * 2006-03-29 2007-10-05 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20070097701A (ko) * 2006-03-29 2007-10-05 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100927615B1 (ko) * 2006-03-30 2009-11-23 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100795796B1 (ko) * 2006-04-03 2008-01-21 삼성에스디아이 주식회사 플라즈마 디스플레이용 패널, 그 제조 방법, 그 패널을포함하는 플라즈마 디스플레이 패널 및 그 제조 방법
KR20070108721A (ko) * 2006-05-08 2007-11-13 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20080011570A (ko) * 2006-07-31 2008-02-05 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
JP2008059771A (ja) * 2006-08-29 2008-03-13 Samsung Sdi Co Ltd プラズマディスプレイパネル
US20080061697A1 (en) * 2006-09-11 2008-03-13 Yoshitaka Terao Plasma display panel
KR100858810B1 (ko) * 2006-09-28 2008-09-17 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 그 제조 방법
KR100796655B1 (ko) * 2006-09-28 2008-01-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널용 형광체 조성물 및 플라즈마디스플레이 패널
KR100814828B1 (ko) * 2006-10-11 2008-03-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100804532B1 (ko) * 2006-10-12 2008-02-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널의 제조방법
KR100807027B1 (ko) * 2006-10-13 2008-02-25 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
KR20080034358A (ko) * 2006-10-16 2008-04-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100778453B1 (ko) 2006-11-09 2007-11-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100823485B1 (ko) * 2006-11-17 2008-04-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100830325B1 (ko) * 2006-11-21 2008-05-19 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
US20080122746A1 (en) * 2006-11-24 2008-05-29 Seungmin Kim Plasma display panel and driving method thereof
KR100778419B1 (ko) * 2006-11-27 2007-11-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100857675B1 (ko) * 2006-12-06 2008-09-08 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20080067932A (ko) * 2007-01-17 2008-07-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20080069074A (ko) * 2007-01-22 2008-07-25 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20080069863A (ko) * 2007-01-24 2008-07-29 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20080069864A (ko) * 2007-01-24 2008-07-29 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20080078408A (ko) * 2007-02-23 2008-08-27 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100858817B1 (ko) * 2007-03-16 2008-09-17 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 이의 제조방법
KR20080090922A (ko) * 2007-04-06 2008-10-09 삼성에스디아이 주식회사 다중층의 전극, 이의 형성방법, 및 이를 포함하는 플라즈마디스플레이 패널
KR100884798B1 (ko) * 2007-04-12 2009-02-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널 및 그의 구동 방법
KR20080103419A (ko) * 2007-05-23 2008-11-27 삼성에스디아이 주식회사 플라즈마 표시 장치
KR100889775B1 (ko) * 2007-06-07 2009-03-24 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20080108767A (ko) * 2007-06-11 2008-12-16 삼성에스디아이 주식회사 전극 단자부 코팅재 및 이를 구비한 플라즈마 디스플레이패널
KR100911010B1 (ko) * 2007-08-03 2009-08-05 삼성에스디아이 주식회사 플라즈마 디스플레이 패널과, 이의 제조 방법
KR100894064B1 (ko) * 2007-09-03 2009-04-21 삼성에스디아이 주식회사 전자 방출 촉진 물질-함유 ＭｇＯ 보호막, 이의 제조 방법및 상기 보호막을 구비한 플라즈마 디스플레이 패널
KR100903618B1 (ko) * 2007-10-30 2009-06-18 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20090079009A (ko) * 2008-01-16 2009-07-21 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20090081147A (ko) * 2008-01-23 2009-07-28 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100971032B1 (ko) * 2008-03-07 2010-07-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR20100068078A (ko) * 2008-12-12 2010-06-22 삼성에스디아이 주식회사 플라즈마 디스플레이 패널

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4045790A (en) * 1975-08-22 1977-08-30 Owens-Illinois, Inc. Matrix discharge logic display system
US4247802A (en) * 1977-12-27 1981-01-27 Fujitsu Limited Self shift type gas discharge panel and system for driving the same
US4315259A (en) * 1980-10-24 1982-02-09 Burroughs Corporation System for operating a display panel having memory
US4554537A (en) * 1982-10-27 1985-11-19 At&T Bell Laboratories Gas plasma display
US4684849A (en) * 1984-04-18 1987-08-04 Fujitsu Limited Method for driving a gas discharge display panel
US4737687A (en) * 1984-03-19 1988-04-12 Fujitsu Limited Method for driving a gas discharge panel
US4900987A (en) * 1983-12-09 1990-02-13 Fujitsu Limited Method for driving a gas discharge display panel
JPH04195188A (ja) * 1990-11-28 1992-07-15 Fujitsu Ltd フラット型表示装置の階調駆動方法及び階調駆動装置
US5210468A (en) * 1989-11-22 1993-05-11 Nec Corporation Gas-discharge display element driven by using seed discharge

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4072937A (en) * 1976-01-15 1978-02-07 Bell Telephone Laboratories, Incorporated MOS transistor driver circuits for plasma panels and similar matrix display devices
US4189729A (en) * 1978-04-14 1980-02-19 Owens-Illinois, Inc. MOS addressing circuits for display/memory panels
US4180762A (en) * 1978-05-05 1979-12-25 Interstate Electronics Corp. Driver circuitry for plasma display panel
FR2515402B1 (de) * 1981-10-23 1987-12-24 Thomson Csf
US4570159A (en) * 1982-08-09 1986-02-11 International Business Machines Corporation "Selstain" integrated circuitry
US4638218A (en) 1983-08-24 1987-01-20 Fujitsu Limited Gas discharge panel and method for driving the same
FR2552575B1 (fr) * 1983-09-27 1985-11-08 Thomson Csf Circuit de commande d'un panneau a plasma de type alternatif
JPH0650426B2 (ja) 1984-09-10 1994-06-29 富士通株式会社 ガス放電パネルの駆動方法
JPH0685111B2 (ja) 1985-09-03 1994-10-26 富士通株式会社 ガス放電パネルの駆動回路
JPH0631570B2 (ja) 1987-06-30 1994-04-27 株式会社京浜精機製作所 船外機用気化器
JPS648348A (en) 1987-06-30 1989-01-12 Keihin Seiki Mfg Carbureter for outboard motor
JP2765154B2 (ja) 1990-01-24 1998-06-11 日本電気株式会社 プラズマディスプレイパネルの駆動方法
JP3219286B2 (ja) 1990-10-17 2001-10-15 株式会社リコー 耐洗濯性熱転写記録材料
JP2772753B2 (ja) 1993-12-10 1998-07-09 富士通株式会社 プラズマディスプレイパネル並びにその駆動方法及び駆動回路
JP3429075B2 (ja) 1994-08-26 2003-07-22 三菱電機株式会社 気体放電表示素子及び気体放電表示素子の消去方法

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4045790A (en) * 1975-08-22 1977-08-30 Owens-Illinois, Inc. Matrix discharge logic display system
US4247802A (en) * 1977-12-27 1981-01-27 Fujitsu Limited Self shift type gas discharge panel and system for driving the same
US4315259A (en) * 1980-10-24 1982-02-09 Burroughs Corporation System for operating a display panel having memory
US4554537A (en) * 1982-10-27 1985-11-19 At&T Bell Laboratories Gas plasma display
US4900987A (en) * 1983-12-09 1990-02-13 Fujitsu Limited Method for driving a gas discharge display panel
US4737687A (en) * 1984-03-19 1988-04-12 Fujitsu Limited Method for driving a gas discharge panel
US4684849A (en) * 1984-04-18 1987-08-04 Fujitsu Limited Method for driving a gas discharge display panel
US5210468A (en) * 1989-11-22 1993-05-11 Nec Corporation Gas-discharge display element driven by using seed discharge
JPH04195188A (ja) * 1990-11-28 1992-07-15 Fujitsu Ltd フラット型表示装置の階調駆動方法及び階調駆動装置

Cited By (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5874932A (en) * 1994-10-31 1999-02-23 Fujitsu Limited Plasma display device
US7170483B2 (en) 1994-12-22 2007-01-30 Displaytech, Inc. Active matrix liquid crystal image generator
US8130439B2 (en) 1994-12-22 2012-03-06 Micron Technology, Inc. Optics arrangements including light source arrangements for an active matrix liquid crystal generator
US5757348A (en) * 1994-12-22 1998-05-26 Displaytech, Inc. Active matrix liquid crystal image generator with hybrid writing scheme
US8130185B2 (en) 1994-12-22 2012-03-06 Micron Technology, Inc. Active matrix liquid crystal image generator
US5790087A (en) * 1995-04-17 1998-08-04 Pioneer Electronic Corporation Method for driving a matrix type of plasma display panel
US6195075B1 (en) * 1995-08-31 2001-02-27 Matsushita Electronics Corporation Plasma display device and method for driving the same
US6104362A (en) * 1995-09-01 2000-08-15 Fujitsu Limited Panel display in which the number of sustaining discharge pulses is adjusted according to the quantity of display data, and a driving method for the panel display
US6100859A (en) * 1995-09-01 2000-08-08 Fujitsu Limited Panel display adjusting number of sustaining discharge pulses according to the quantity of display data
US5959619A (en) * 1995-09-19 1999-09-28 Fujitsu, Limited Display for performing gray-scale display according to subfield method, display unit and display signal generator
US5654728A (en) * 1995-10-02 1997-08-05 Fujitsu Limited AC plasma display unit and its device circuit
US6288714B2 (en) 1996-01-31 2001-09-11 Fujitsu Limited Plasma display with improved reactivation characteristic, driving method for plasma display, wave generating circuit with reduced memory capacity, and planar matrix type display wave generating circuit
US6002381A (en) * 1996-01-31 1999-12-14 Fujitsu Limited Plasma display with improved reactivation characteristic, driving method for plasma display, wave generating circuit with reduced memory capacity, and planar matrix type display using wave generating circuit
US6088009A (en) * 1996-05-30 2000-07-11 Lg Electronics Inc. Device for and method of compensating image distortion of plasma display panel
US5854540A (en) * 1996-06-18 1998-12-29 Mitsubishi Denki Kabushiki Kaisha Plasma display panel driving method and plasma display panel device therefor
US6268838B1 (en) * 1996-07-02 2001-07-31 Lg Electronics Inc. Method and circuit for driving PDP
US6052101A (en) * 1996-07-31 2000-04-18 Lg Electronics Inc. Circuit of driving plasma display device and gray scale implementing method
US6118416A (en) * 1996-09-30 2000-09-12 Nec Corporation Method of controlling alternating current plasma display panel with positive priming discharge pulse and negative priming discharge pulse
US6034482A (en) * 1996-11-12 2000-03-07 Fujitsu Limited Method and apparatus for driving plasma display panel
US6057815A (en) * 1996-11-19 2000-05-02 Nec Corporation Driver circuit for AC-memory plasma display panel
US6342873B1 (en) * 1996-12-25 2002-01-29 Nec Corporation Surface discharge type plasma display device suppressing the occurrence of electromagnetic field radiation
US6219012B1 (en) * 1997-03-07 2001-04-17 U.S. Philips Corporation Flat panel display apparatus and method of driving such panel
US6608610B2 (en) * 1997-03-31 2003-08-19 Mitsubishi Denki Kabushiki Kaisha Plasma display device drive identifies signal format of the input video signal to select previously determined control information to drive the display
US6476801B2 (en) * 1997-03-31 2002-11-05 Mitsubishi Denki Kabushiki Kaisha Plasma display device drive circuit identifies signal format of the input video signal to select previously determined control information to drive the display
US6331842B1 (en) * 1997-04-02 2001-12-18 Poineer Electric Corporation Method for driving a plasma display panel
US5982344A (en) * 1997-04-16 1999-11-09 Pioneer Electronic Corporation Method for driving a plasma display panel
USRE41166E1 (en) 1997-04-22 2010-03-23 Samsung Sdi Co., Ltd. Method of driving surface discharge plasma display panel
US6243084B1 (en) * 1997-04-24 2001-06-05 Mitsubishi Denki Kabushiki Kaisha Method for driving plasma display
US6292159B1 (en) * 1997-05-08 2001-09-18 Mitsubishi Denki Kabushiki Kaisha Method for driving plasma display panel
US6054970A (en) * 1997-08-22 2000-04-25 Fujitsu Limited Method for driving an ac-driven PDP
US6232935B1 (en) * 1997-09-01 2001-05-15 Samsung Sdi Co., Ltd. Plasma display panel and method for driving the same
US6097358A (en) * 1997-09-18 2000-08-01 Fujitsu Limited AC plasma display with precise relationships in regards to order and value of the weighted luminance of sub-fields with in the sub-groups and erase addressing in all address periods
US6198463B1 (en) * 1997-09-30 2001-03-06 Matsushita Electric Industrial Co., Ltd. Method for driving AC-type plasma display panel
US6573879B2 (en) 1998-01-13 2003-06-03 Canon Kabushiki Kaisha Plasma-addressed liquid crystal display device
US6344840B1 (en) * 1998-01-13 2002-02-05 Canon Kabushiki Kaisha Plasma-addressed liquid crystal display device
US6362800B1 (en) * 1998-01-17 2002-03-26 Lg Electronics Inc. Method and apparatus for driving plasma display panel
US6778152B1 (en) * 1998-02-09 2004-08-17 Au Optronics Corp. Method and apparatus for driving a plasma display panel
US6262700B1 (en) * 1998-02-25 2001-07-17 Nec Corporation Method for driving plasma display panel
US6337674B1 (en) 1998-03-13 2002-01-08 Hyundai Electronics Industries Co., Ltd. Driving method for an alternating-current plasma display panel device
US6424349B1 (en) 1998-04-09 2002-07-23 Hyundai Electronics Industries Co., Ltd. Data controller with a data converter for display panel
US6603446B1 (en) * 1998-05-19 2003-08-05 Fujitsu Limited Plasma display device
US20050248509A1 (en) * 1998-06-05 2005-11-10 Yasunobu Hashimoto Method for driving a gas electric discharge device
US7719487B2 (en) * 1998-06-05 2010-05-18 Hitachi Plasma Patent Licensing Co., Ltd. Method for driving a gas electric discharge device
US20080191974A1 (en) * 1998-06-05 2008-08-14 Hitachi Patent Licensing Co., Ltd. Method for driving a gas electric discharge device
US6646624B1 (en) * 1998-07-30 2003-11-11 Matsushita Electric Industrial Co., Ltd. AC plasma display device
US6999047B1 (en) 1998-08-12 2006-02-14 Koninklijke Philips Electronics N.V. Displaying video on a plasma display panel
US6433762B1 (en) 1998-11-05 2002-08-13 Acer Display Technology, Inc. Method and apparatus for driving a plasma display panel
USRE44003E1 (en) 1998-11-20 2013-02-19 Hitachi Plasma Patent Licensing Co., Ltd. Method for driving a gas-discharge panel
USRE43268E1 (en) 1998-11-20 2012-03-27 Hitachi Plasma Patent Licensing Co., Ltd. Method for driving a gas-discharge panel
USRE45167E1 (en) 1998-11-20 2014-09-30 Hitachi Consumer Electronics Co., Ltd. Method for driving a gas-discharge panel
USRE43267E1 (en) 1998-11-20 2012-03-27 Hitachi Plasma Patent Licensing Co., Ltd. Method for driving a gas-discharge panel
USRE41872E1 (en) 1998-11-20 2010-10-26 Hitachi Plasma Patent Licensing Co., Ltd Method for driving a gas-discharge panel
USRE41832E1 (en) 1998-11-20 2010-10-19 Hitachi Plasma Patent Licensing Co., Ltd Method for driving a gas-discharge panel
USRE44757E1 (en) 1998-11-20 2014-02-11 Hitachi Consumer Electronics Co., Ltd. Method for driving a gas-discharge panel
USRE43269E1 (en) 1998-11-20 2012-03-27 Hitachi Plasma Patent Licensing Co., Ltd. Method for driving a gas-discharge panel
USRE41817E1 (en) 1998-11-20 2010-10-12 Hitachi Plasma Patent Licensing Co., Ltd. Method for driving a gas-discharge panel
US6271811B1 (en) * 1999-03-12 2001-08-07 Nec Corporation Method of driving plasma display panel having improved operational margin
US6501447B1 (en) * 1999-03-16 2002-12-31 Lg Electronics Inc. Plasma display panel employing radio frequency and method of driving the same
US20020180667A1 (en) * 1999-11-30 2002-12-05 Bong Chool Kim Method for operating plasma display panel
US6781309B2 (en) 2000-11-29 2004-08-24 Cld, Inc. Plasma switched organic electroluminescent display
US20020097003A1 (en) * 2001-01-19 2002-07-25 Fujitsu Hitachi Plasma Display Limted Method of driving plasma display device and plasma display device
US6867552B2 (en) 2001-01-19 2005-03-15 Fujitsu Hitachi Plasma Display Limited Method of driving plasma display device and plasma display device
US20050128166A1 (en) * 2002-12-10 2005-06-16 Nec Plasma Display Corporation Plasma display panel and method of driving the same
US7187347B2 (en) * 2002-12-10 2007-03-06 Pioneer Corporation Plasma display panel and method of driving the same
US20040155874A1 (en) * 2003-02-12 2004-08-12 Lg Electronics Inc. Apparatus for driving flat display panel
US20070252783A1 (en) * 2003-06-04 2007-11-01 Shinichiro Hashimoto Plasma Display Apparatus and Driving Method Therefor
CN1853214B (zh) * 2003-10-01 2010-06-02 汤姆森等离子公司 用于驱动等离子体显示板的设备和等离子体显示板
US7639214B2 (en) * 2004-11-19 2009-12-29 Lg Electronics Inc. Plasma display apparatus and driving method thereof
US20060109209A1 (en) * 2004-11-19 2006-05-25 Lg Electronics Inc. Plasma display apparatus and driving method thereof
US20130342114A1 (en) * 2012-06-22 2013-12-26 Samsung Display Co., Ltd. Power unit and organic light emitting display device having the same

Also Published As

Publication number Publication date
EP0913806A3 (de) 1999-09-29
EP0764931A2 (de) 1997-03-26
EP0913806A2 (de) 1999-05-06
EP0913806B1 (de) 2003-03-12
DE69220019D1 (de) 1997-07-03
DE69232961D1 (de) 2003-04-17
EP0549275B1 (de) 1997-05-28
EP1231590A3 (de) 2003-08-06
EP0764931A3 (de) 1997-06-11
DE69229684T2 (de) 1999-12-02
EP0764931B1 (de) 1999-07-28
EP0549275A1 (de) 1993-06-30
USRE37444E1 (en) 2001-11-13
DE69232961T2 (de) 2003-09-04
DE69229684D1 (de) 1999-09-02
DE69220019T2 (de) 1997-09-25
EP1231590A2 (de) 2002-08-14

Similar Documents

Publication Publication Date Title
US5420602A (en) Method and apparatus for driving display panel
USRE37083E1 (en) Method and apparatus for driving surface discharge plasma display panel
KR100343360B1 (ko) 플라즈마 디스플레이 패널의 구동방법 및 구동회로
JPH07140928A (ja) プラズマディスプレイ装置の階調制御方法
EP1734499A2 (de) Plasmaanzeigevorrichtung und Verfahren zu ihrer Ansteuerung
KR19980079336A (ko) 플라즈마 디스플레이 패널과, 플라즈마 디스플레이 장치 및플라즈마 디스플레이 패널의 구동 방법
US6608611B2 (en) Address driving method of plasma display panel
KR100605763B1 (ko) 플라즈마 디스플레이 패널 구동 장치 및 방법
JP2692692B2 (ja) 表示パネルの駆動方法および装置
KR100761167B1 (ko) 플라즈마 디스플레이 장치 및 그의 구동 방법
KR100774943B1 (ko) 플라즈마 디스플레이 장치 및 그의 구동방법
JP2007148411A (ja) プラズマディスプレイ装置及びその駆動方法
US7091935B2 (en) Method of driving plasma display panel using selective inversion address method
WO2009133660A1 (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
KR970011488B1 (ko) 평면 표시 장치(flat display)
JP5131383B2 (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
KR100747169B1 (ko) 플라즈마 디스플레이 장치 및 플라즈마 디스플레이 장치의구동 방법
KR100658395B1 (ko) 플라즈마 디스플레이 장치 및 그의 구동 방법
WO2010143403A1 (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
JP2925471B2 (ja) 表示パネルの駆動方法およびその装置ならびにその回路
KR20060086775A (ko) 플라즈마 디스플레이 패널의 구동방법
KR100727298B1 (ko) 플라즈마 디스플레이 장치 및 그의 구동방법
KR100757546B1 (ko) 플라즈마 디스플레이 장치 및 그 구동 방법
KR100634730B1 (ko) 플라즈마 디스플레이 패널의 구동 장치
KR20070013961A (ko) 플라즈마 디스플레이 장치 및 그의 구동 방법

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:KANAZAWA, YOSHIKAZU;REEL/FRAME:006474/0941

Effective date: 19921214

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

RF Reissue application filed

Effective date: 19970313

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:017105/0910

Effective date: 20051018

AS Assignment

Owner name: HITACHI PLASMA PATENT LICENSING CO., LTD.,JAPAN

Free format text: TRUST AGREEMENT REGARDING PATENT RIGHTS, ETC. DATED JULY 27, 2005 AND MEMORANDUM OF UNDERSTANDING REGARDING TRUST DATED MARCH 28, 2007;ASSIGNOR:HITACHI LTD.;REEL/FRAME:019147/0847

Effective date: 20050727

Owner name: HITACHI PLASMA PATENT LICENSING CO., LTD., JAPAN

Free format text: TRUST AGREEMENT REGARDING PATENT RIGHTS, ETC. DATED JULY 27, 2005 AND MEMORANDUM OF UNDERSTANDING REGARDING TRUST DATED MARCH 28, 2007;ASSIGNOR:HITACHI LTD.;REEL/FRAME:019147/0847

Effective date: 20050727

AS Assignment

Owner name: HITACHI PLASMA PATENT LICENSING CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI LTD.;REEL/FRAME:021785/0512

Effective date: 20060901