US20200181792A1 - Transforming a Valve Metal Layer Into a Template Comprising a Plurality of Spaced (Nano)channels and Forming Spaced Structures Therein - Google Patents

Transforming a Valve Metal Layer Into a Template Comprising a Plurality of Spaced (Nano)channels and Forming Spaced Structures Therein Download PDF

Info

Publication number
US20200181792A1
US20200181792A1 US16/631,783 US201816631783A US2020181792A1 US 20200181792 A1 US20200181792 A1 US 20200181792A1 US 201816631783 A US201816631783 A US 201816631783A US 2020181792 A1 US2020181792 A1 US 2020181792A1
Authority
US
United States
Prior art keywords
layer
present disclosure
channels
spaced
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/631,783
Other languages
English (en)
Inventor
Stanislaw Piotr Zankowski
Philippe M. Vereecken
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Katholieke Universiteit Leuven
Interuniversitair Microelektronica Centrum vzw IMEC
Original Assignee
Katholieke Universiteit Leuven
Interuniversitair Microelektronica Centrum vzw IMEC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Katholieke Universiteit Leuven, Interuniversitair Microelektronica Centrum vzw IMEC filed Critical Katholieke Universiteit Leuven
Assigned to IMEC VZW, Katholieke Universiteit Leuven, KU LEUVEN R&D reassignment IMEC VZW ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VEREECKEN, PHILIPPE M., ZANKOWSKI, Stanislaw Piotr
Publication of US20200181792A1 publication Critical patent/US20200181792A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D1/00—Electroforming
    • C25D1/006—Nanostructures, e.g. using aluminium anodic oxidation templates [AAO]
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00—Etching metallic material by chemical means
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00—Etching metallic material by chemical means
    • C23F1/10—Etching compositions
    • C23F1/14—Aqueous compositions
    • C23F1/16—Acidic compositions
    • C23F1/20—Acidic compositions for etching aluminium or alloys thereof
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D1/00—Electroforming
    • C25D1/08—Perforated or foraminous objects, e.g. sieves
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00—Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02—Anodisation
    • C25D11/022—Anodisation on selected surface areas
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00—Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02—Anodisation
    • C25D11/024—Anodisation under pulsed or modulated current or potential
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00—Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02—Anodisation
    • C25D11/04—Anodisation of aluminium or alloys based thereon
    • C25D11/045—Anodisation of aluminium or alloys based thereon for forming AAO templates
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00—Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02—Anodisation
    • C25D11/04—Anodisation of aluminium or alloys based thereon
    • C25D11/06—Anodisation of aluminium or alloys based thereon characterised by the electrolytes used
    • C25D11/10—Anodisation of aluminium or alloys based thereon characterised by the electrolytes used containing organic acids
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00—Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02—Anodisation
    • C25D11/04—Anodisation of aluminium or alloys based thereon
    • C25D11/12—Anodising more than once, e.g. in different baths
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00—Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02—Anodisation
    • C25D11/04—Anodisation of aluminium or alloys based thereon
    • C25D11/18—After-treatment, e.g. pore-sealing
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00—Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02—Anodisation
    • C25D11/04—Anodisation of aluminium or alloys based thereon
    • C25D11/18—After-treatment, e.g. pore-sealing
    • C25D11/24—Chemical after-treatment
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00—Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02—Anodisation
    • C25D11/34—Anodisation of metals or alloys not provided for in groups C25D11/04 - C25D11/32
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D9/00—Electrolytic coating other than with metals
    • C25D9/02—Electrolytic coating other than with metals with organic materials
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D9/00—Electrolytic coating other than with metals
    • C25D9/04—Electrolytic coating other than with metals with inorganic materials
    • C25D9/06—Electrolytic coating other than with metals with inorganic materials by anodic processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B1/00—Conductors or conductive bodies characterised by the conductive materials; Selection of materials as conductors
    • H01B1/02—Conductors or conductive bodies characterised by the conductive materials; Selection of materials as conductors mainly consisting of metals or alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B5/00—Non-insulated conductors or conductive bodies characterised by their form
    • H01B5/002—Auxiliary arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/04—Processes of manufacture in general
    • H01M4/0402—Methods of deposition of the material
    • H01M4/0404—Methods of deposition of the material by coating on electrode collectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/04—Processes of manufacture in general
    • H01M4/0402—Methods of deposition of the material
    • H01M4/0407—Methods of deposition of the material by coating on an electrolyte layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/04—Processes of manufacture in general
    • H01M4/0438—Processes of manufacture in general by electrochemical processing
    • H01M4/044—Activating, forming or electrochemical attack of the supporting material
    • H01M4/0442—Anodisation, Oxidation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/04—Processes of manufacture in general
    • H01M4/0438—Processes of manufacture in general by electrochemical processing
    • H01M4/045—Electrochemical coating; Electrochemical impregnation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/04—Processes of manufacture in general
    • H01M4/0438—Processes of manufacture in general by electrochemical processing
    • H01M4/045—Electrochemical coating; Electrochemical impregnation
    • H01M4/0452—Electrochemical coating; Electrochemical impregnation from solutions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/04—Processes of manufacture in general
    • H01M4/0471—Processes of manufacture in general involving thermal treatment, e.g. firing, sintering, backing particulate active material, thermal decomposition, pyrolysis
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y30/00—Nanotechnology for materials or surface science, e.g. nanocomposites
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00—Manufacture or treatment of nanostructures
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C2222/00—Aspects relating to chemical surface treatment of metallic material by reaction of the surface with a reactive medium
    • C23C2222/20—Use of solutions containing silanes
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00—Etching metallic material by chemical means
    • C23F1/10—Etching compositions
    • C23F1/14—Aqueous compositions
    • C23F1/16—Acidic compositions
    • C23F1/28—Acidic compositions for etching iron group metals
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D3/00—Electroplating: Baths therefor
    • C25D3/02—Electroplating: Baths therefor from solutions
    • C25D3/12—Electroplating: Baths therefor from solutions of nickel or cobalt
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/64—Carriers or collectors
    • H01M4/66—Selection of materials
    • H01M4/661—Metal or alloys, e.g. alloy coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/64—Carriers or collectors
    • H01M4/70—Carriers or collectors characterised by shape or form
    • H01M4/72—Grids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/02—Electrodes composed of, or comprising, active material
    • H01M4/64—Carriers or collectors
    • H01M4/70—Carriers or collectors characterised by shape or form
    • H01M4/80—Porous plates, e.g. sintered carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/86—Inert electrodes with catalytic activity, e.g. for fuel cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M4/00—Electrodes
    • H01M4/86—Inert electrodes with catalytic activity, e.g. for fuel cells
    • H01M4/8605—Porous electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M8/00—Fuel cells; Manufacture thereof
    • H01M8/02—Details
    • H01M8/0202—Collectors; Separators, e.g. bipolar separators; Interconnectors
    • H01M8/023—Porous and characterised by the material
    • H01M8/0232—Metals or alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M8/00—Fuel cells; Manufacture thereof
    • H01M8/02—Details
    • H01M8/0202—Collectors; Separators, e.g. bipolar separators; Interconnectors
    • H01M8/0247—Collectors; Separators, e.g. bipolar separators; Interconnectors characterised by the form
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10—Energy storage using batteries
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/30—Hydrogen technology
    • Y02E60/50—Fuel cells
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present disclosure relates to methods for transforming a metal layer into a template comprising a plurality of spaced channels, e.g. nanochannels, and to templates obtainable by such methods.
  • the present disclosure relates to methods for forming a plurality of spaced structures, e.g. nanostructures, inside the plurality of spaced (nano)channels of such a template, and to devices comprising such plurality of spaced (nano)structures.
  • Solid-state batteries and more in particular thin film solid-state batteries are attractive energy storage devices.
  • Solid-state batteries are based on solid-state battery cells typically comprising a stack of a first current collector layer, a first electrode layer (e.g. a positive active material layer or cathode layer), a solid electrolyte layer, a second electrode layer (e.g. a negative active material layer or anode layer), and a second current collector layer.
  • the batteries may further be encapsulated, such as for example in a polymer package.
  • the current collector layers may comprise a metal foil, such as a foil of aluminum, nickel, or copper and the active cathode layer may for example comprise lithiated transition metal oxides or salts, such as lithium manganese oxide (LMO), lithium cobalt oxide (LCO), or lithium iron phosphate (LPO).
  • the anode layer may for example comprise carbon, silicon, spinel lithium titanium oxide (LTO), or metallic lithium.
  • the solid-state electrolyte may comprise glassy, ceramic, crystalline, or polymer lithium-containing materials. Due to the high electric and ionic resistivity of the active materials, the anode and cathode layer thicknesses are limited to less than 5 micrometers. This results in a limited energy and power density of the thin film solid-state battery cells.
  • three-dimensional electrode structuring has been proposed to increase the surface area of the electrodes, thus increasing the amount of the active materials present in a unit area of a battery cell.
  • one of the main manufacturing challenges is conformal coating of battery materials on the three-dimensional electrode surfaces.
  • Another challenge is the use for advanced, possibly low-cost, methods for manufacturing the three-dimensional electrode structures.
  • a three-dimensional electrode structure may for example comprise or consist of a plurality of electrically conductive nanowires oriented along a same direction and being closely spaced, for example with a spacing between neighboring nanowires smaller than the nanowire length, such as for example a spacing that is a factor of 1.2 to 10 smaller than the nanowire length.
  • a relatively cheap method for manufacturing such plurality of electrically conductive nanowires comprises electroplating of a metal in a porous anodic aluminum oxide (AAO) template formed by anodization of an aluminum foil. Up to 100 micrometer thick porous aluminum oxide templates can be produced.
  • AAO anodic aluminum oxide
  • the pores or channels of the templates produced by anodization of aluminum foils are always covered with an insulating aluminum oxide barrier layer having a thickness of tens to hundreds of nanometers. This barrier layer may be removed from the channel bottoms to enable subsequent formation of the plurality of electrically conductive nanowires by electroplating.
  • the voltage used in the anodization process may be gradually reduced during the final stage of anodization. This results in a reduction of the interpore distance and of the pore size at a bottom of the channels, with a barrier layer of smaller thickness, for example 1 nm or less.
  • barrier layer thickness is sufficiently small to allow electroplating of a metal inside the channels or pores.
  • this approach results in nanowires poorly connected to the substrate, through long (hundreds of nanometers long) root-like, thin (a few nm in diameter) nanowires. This may result in poor mechanical stability of the nanowires network, prone to delamination from the substrate.
  • Another method for removing the barrier layer from the channel bottoms of the template comprises thinning the barrier layer by immersing the template in a H 3 PO 4 solution that slowly etches the barrier layer. This, however, results in excessive pore widening, resulting in nanowires formed in such a template that have a rather large diameter and that fill most of the volume. This limits the volume remaining available for the active electrode material to be coated thereon, eventually limiting the energy density of the electrode.
  • Yet another method for removing the barrier layer from the channel bottoms of the template comprises separation of the template from the underlying remaining part (non-anodized part) of the aluminum foil.
  • the aluminum foil is removed, e.g. dissolved, after formation of the porous template.
  • the exposed barrier layer is then removed, for example by single-side etching in a diluted H 3 PO 4 solution, and a thin metal layer is deposited to act as a working electrode for subsequent electrodeposition of metallic nanowires in the template.
  • the fragility of the free-standing template makes this method hard to implement in large-scale manufacturing.
  • a method that allows removing the barrier layer from the channel bottoms of a porous anodic template for subsequent formation therein of a plurality of spaced nanowires e.g. by electroplating, wherein pore widening is avoided at one hand, wherein pore narrowing is avoided on the other hand, and wherein the method is suitable for implementation in large-scale manufacturing.
  • a formation step for forming an active electrode material layer on the three-dimensional electrode structure there may be a formation step for forming an active electrode material layer on the three-dimensional electrode structure.
  • the active electrode material layer may be formed by a process that allows conformal deposition.
  • a method that can be used is electroplating.
  • manganese oxide MnO x with 1 ⁇ x ⁇ 2
  • LMO active lithium manganese oxide
  • a hot acidic bath containing MnSO 4 and H 2 SO 4 is typically used for the synthesis of MnO x .
  • electrodeposition cannot be carried out on most metals, due to their inherent oxidation and dissolution in an acidic environment upon application of an anodic current.
  • the only metals suitable for anodic deposition of MnO 2 from acidic baths are the noble metals such as Pt or Au or metals forming a stable, dense passive oxide layer on their surface, such as titanium.
  • these metals are either very expensive (noble metals) or very difficult to electrodeposit (titanium).
  • an annealing step is typically done after deposition of the cathode precursor material on the electrode structure, to thereby activate (lithiate) the cathode precursor material and form an active (lithiated) cathode material.
  • a non-noble metal such as for example a transition metal for forming the electrode structure
  • such annealing step may lead to thermal degradation (e.g. due to oxidation or another chemical reaction) of the electrode structure.
  • a method that allows forming a layer of active electrode material on a broad range of metals wherein the method may be a low-cost process suitable for large-scale manufacturing and wherein the method allows substantially conformal deposition. Further, there may be use for a method with a reduced risk of degradation of the electrode material during subsequent processing, such as annealing.
  • Embodiments of the present disclosure provide anodization based methods for transforming at least part of a metal layer, more in particular at least part of a valve metal layer, into a template comprising a plurality of spaced channels, e.g. a plurality of spaced nanochannels, wherein barrier layers resulting from the anodization process may be removed with no or limited pore widening at one hand and with no or limited pore narrowing on the other hand.
  • Embodiments of the present disclosure provide templates obtainable by such methods.
  • the present disclosure provides methods for forming a plurality of spaced structures, e.g. nanostructures, within the plurality of spaced channels, e.g. nanochannels, of such templates, wherein the plurality of spaced structures has mechanical stability.
  • the present disclosure provides methods for forming a plurality of spaced electrically conductive structures, e.g. electrically conductive nanostructures, within the plurality of spaced channels, e.g., nanochannels, of such templates, wherein an electrical contact is established between the plurality of spaced electrically conductive structures and an underlying electrically conductive substrate.
  • the present disclosure provides devices comprising such plurality of spaced structures.
  • the present disclosure is related to a method for transforming at least part of a valve metal layer into a template comprising a plurality of spaced channels aligned longitudinally along a first direction.
  • a method according to the first aspect of the present disclosure comprises a first anodization step anodizing at least part of the valve metal layer in the thickness direction and thereby forming a porous layer of valve metal oxide comprising a plurality of channels, each channel having channel walls aligned longitudinally along the first direction and having a channel bottom, the channel bottoms being coated with a first insulating metal oxide barrier layer as a result of the first anodization step; next a protective treatment inducing hydrophobic surfaces to the channel walls and channel bottoms; a second anodization step after the protective treatment, thereby substantially removing the first insulating metal oxide barrier layer from the channel bottoms and inducing anodization only at the bottoms of the plurality of channels and creating a second insulating metal oxide barrier layer at the channel bottoms; and an
  • a valve metal is a metal selected from the group of aluminum, tungsten, titanium, tantalum, hafnium, niobium, vanadium, and zirconium.
  • a valve metal layer is a layer comprising a valve metal or a valve metal alloy.
  • a valve metal layer may be a single layer or it may be a layer stack comprising at least two valve metal layers.
  • a valve metal layer comprising a layer of aluminum, an aluminum alloy, titanium, a titanium alloy, tantalum, or a tantalum alloy may be used.
  • performing the protective treatment may comprise annealing at a temperature in the range between 300° C. and 550° C.
  • performing the protective treatment may comprise depositing a protective layer over the channel walls and over the channel bottoms.
  • the second anodization step additionally removes the protective layer only from the channel bottoms.
  • Some embodiments of the method of the first aspect of the present disclosure may allow for the removal of a barrier layer from the channel bottoms of a template formed by anodization, wherein the barrier layer can be removed with a limited pore widening at one hand and with a limited pore narrowing on the other hand.
  • This results in a template comprising a plurality of spaced channels having a diameter that is substantially constant along their entire length, i.e. up to the bottom.
  • a limited pore narrowing may allow for an after-formation of a plurality of structures inside the plurality of channels with mechanical stability, a limited risk of delamination from an underlying substrate, and with an electrical and mechanical contact with the underlying substrate, for example an electrically conductive underlying substrate.
  • a limited pore widening may result in a template comprising a plurality of spaced channels having a diameter (corresponding to a final pore diameter) that is smaller than, e.g. substantially smaller than, a spacing between neighboring channels (wherein the spacing is defined here as a distance between facing channel walls).
  • This may allow for the after-formation of a plurality of structures inside the plurality of channels of the template that take in a reduced volume as compared to alternate templates where pore widening results in channels being spaced at a distance that is typically smaller than their diameter.
  • a plurality of structures taking in a reduced volume may result in an increased volume remaining available between the structures, e.g. for deposition of an additional layer or additional layers.
  • a plurality of structures formed inside the plurality of channels may be used as a current collector in electrochemical devices such as for example electrochemical sensors, batteries, supercapacitors, fuel cells, (photo)electrolyzers, or chemical reactors.
  • electrochemical devices such as for example electrochemical sensors, batteries, supercapacitors, fuel cells, (photo)electrolyzers, or chemical reactors.
  • the increased volume available between the structures may then for example be utilized for providing a layer of functional material, such as a layer of active electrode material or an electrolyte material, the present disclosure not being limited thereto.
  • a method of the first aspect of the present disclosure may be relatively straightforward. It does not require sophisticated equipment or vacuum equipment and it is therefore potentially low-cost. It is suitable for implementation in large-scale manufacturing.
  • a method of the first aspect of the present disclosure may allow for control of a diameter of the plurality of spaced channels and a distance between neighboring channels by controlling a voltage or a current used during anodization.
  • a method of the first aspect of the present disclosure through the use of an anodization based process for forming the template, may allow for control of a depth of the plurality of spaced channels by controlling a duration of the first anodization step.
  • the protective layer may for example comprise hydrophobic silane or a polymer that is resistant to the etching solution, such as for example polystyrene, poly(methyl 2-methylpropanoate), or poly(dimethylsiloxane).
  • the etching solution may be an aqueous solution, which may allow the template to be formed without the use of organic solvents, resulting in an environmentally friendly method.
  • the aqueous etching solution may for example be an acidic etching solution comprising phosphoric acid, sulfuric acid, oxalic acid or chromic acid or a combination thereof.
  • the etching solution may be a basic etching solution e.g. comprising ammonia, hydrogen peroxide, potassium hydroxide, or a combination thereof.
  • the etching solution may further comprise a surface tension adjusting agent, where the surface tension adjusting agent may facilitate penetration of the etching solution inside the plurality of channels towards the channel bottoms.
  • the surface tension adjusting agent may for example be selected from ethyl alcohol, isopropyl alcohol, acetone, and sodium dodecyl sulphate, the present disclosure not being limited thereto.
  • Embodiments of a method of the first aspect of the present disclosure may further comprise providing ultrasonic waves during the second anodization step, which may facilitate removal of the first insulating metal oxide barrier layer and, if present, removal of the protective layer, from the channel bottoms during the second anodization step. It may further facilitate removal of the second insulating metal oxide barrier layer from the channel bottoms during the etching step.
  • Embodiments of a method of the first aspect of the present disclosure may comprise providing ultrasonic waves during the first anodization step.
  • Embodiments of a method of the first aspect of the present disclosure may comprise providing ultrasonic waves during both the first anodization step and the second anodization step.
  • the first anodization step may anodize only a part of the valve metal layer in the thickness direction, to thereby form the template and defining a substrate supporting the template, wherein the substrate comprises a remaining, non-anodized part of the valve metal layer.
  • This may allow the formation of templates from a free-standing metal layer such as a free-standing metal foil, e.g. a free-standing aluminum foil.
  • the need for providing a separate substrate supporting the valve metal layer may be reduced, which may lead to a reduced cost.
  • a free-standing layer of metal may allow the anodization of the layer at two opposite sides or surfaces, thus allowing the formation of a stack comprising a first porous layer of valve metal oxide (first template), a non-anodized valve metal layer (substrate) and a second porous layer of valve metal oxide (second template).
  • first template a first porous layer of valve metal oxide
  • substrate a non-anodized valve metal layer
  • second template second porous layer of valve metal oxide
  • Such a stack comprising a first template and a second template at opposite substrate sides may for example be used for forming a plurality of spaced (nano)structures in a fabrication process of solid-state batteries comprising a stack of battery cells.
  • a single substrate may provide support for nanostructures (the nanostructures e.g. having the function of a current collector) at both sides of the substrate, thus reducing the volume occupied by substrate material per battery cell.
  • the valve metal layer may be provided on an electrically conductive substrate.
  • electrically conductive substrate also includes any substrate comprising an electrically conductive layer at an exposed surface thereof.
  • the first anodization step may anodize the valve metal layer throughout the layer in the thickness direction, to thereby form a porous layer of valve metal oxide comprising a plurality of channels, each channel having channel walls aligned longitudinally along the first direction and having a channel bottom, the channel bottoms being located at an interface between the valve metal layer and the underlying electrically conductive layer or substrate.
  • the etching step exposes the electrically conductive layer at the channel bottoms.
  • the electrically conductive layer may for example be a titanium nitride layer, a titanium layer, a nickel layer, an indium tin oxide layer, a gold layer, or a platinum layer, the present disclosure not being limited thereto.
  • the present disclosure is related to a template comprising a plurality of spaced channels aligned longitudinally along a first direction, wherein the template is obtainable by a method according to an embodiment of the first aspect of the present disclosure.
  • the plurality of spaced channels may have a diameter that is substantially constant along their entire length, i.e. up to the bottom, and that they may have a channel bottom free of any barrier layer, i.e. exposing an underlying substrate. This may allow for the after-formation of a plurality of structures inside the plurality of channels with mechanical stability, a limited risk of delamination from an underlying substrate, and with an electrical and mechanical contact with the underlying substrate, for example an electrically conductive underlying substrate.
  • the plurality of spaced channels may have a diameter that is smaller than, e.g. substantially smaller than, a spacing between neighboring channels (wherein the spacing is defined here as a distance between facing channel walls).
  • This may allow the after-formation of a plurality of structures inside the plurality of channels of the template that take in a reduced volume as compared to alternate templates wherein pore widening results in channels being spaced at a distance that is typically smaller than their diameter.
  • a plurality of structures taking in a reduced volume may allow an increased volume to remain available between the structures, e.g. for deposition of an additional layer or additional layers.
  • a plurality of structures formed inside the plurality of channels may be used as a current collector in electrochemical devices such as electrochemical sensors, batteries, supercapacitors, fuel cells, (photo)electrolyzers, or chemical reactors.
  • electrochemical devices such as electrochemical sensors, batteries, supercapacitors, fuel cells, (photo)electrolyzers, or chemical reactors.
  • the increased volume available between the structures may then for example be utilized for providing a layer of functional material, such as for example a layer of active electrode material or an electrolyte material, the present disclosure not being limited thereto.
  • the first direction may be at an angle in the range between 60° and 90°, for example between 80° and 90°, with respect to a surface of the valve metal layer from which the template is formed.
  • the first direction may be substantially orthogonal to a surface of the valve metal layer.
  • the template may further comprise a plurality of interconnecting channels oriented along a second direction different from the first direction, wherein the interconnecting channels form a connection between neighboring spaced channels oriented along the first direction.
  • the second direction may for example be substantially orthogonal to the first direction.
  • a template that includes such interconnecting channels may allow for the after-formation of a plurality of interconnected structures inside the plurality of channels of the template. Such plurality of interconnected structures may for example form a mesh-shaped structure.
  • the present disclosure is related to a method for forming a plurality of spaced structures on a substrate.
  • a method according to the third aspect of the present disclosure comprises transforming at least part of a valve metal layer into a template comprising a plurality of spaced channels aligned longitudinally along a first direction according to an embodiment of the first aspect of the present disclosure, thereby forming the template and defining the substrate, and depositing a solid functional material within the channels of the template to thereby form the plurality of spaced structures inside the plurality of spaced channels. This results in a plurality of spaced structures being aligned longitudinally along the first direction.
  • the method may further comprise removing the template by etching.
  • spaced electrically conductive structures that may be formed using a method of the third aspect of the present disclosure are pillars, nanopillars, wires, nanowires, tubes (or “hollow” wires), nanotubes, meshes, and nanomeshes.
  • a functional material or functional material layer is a material or material layer that satisfies or provides a defined functionality and/or has defined properties, adjusted for a device in which it is integrated.
  • depositing the solid functional material within the channels of the template may comprise depositing an electrically conductive material, a semiconductor material, an electrically insulating material or a combination thereof.
  • depositing the solid functional material within the channels of the template may comprise filling the channels with the solid functional material, e.g. completely filling the channels in a lateral direction orthogonal to the first direction.
  • depositing the solid functional material within the channels may comprise depositing a layer of solid functional material on the channel walls, thereby only partially filling the channels in a lateral direction with the solid functional material and leaving openings inside.
  • depositing the solid functional material within the channels of the template may comprise depositing an electrically conductive material by galvanostatic or potentiostatic electrodeposition or plating, to thereby form a plurality of spaced electrically conductive structures.
  • a low-resistance electrical contact may be established between the plurality of spaced electrically conductive structures and an underlying electrically conductive substrate.
  • the electrical contact may for example have a contact resistance lower than 1 Ohm cm 2 .
  • a method of the third aspect of the present disclosure may allow the formation of a plurality of spaced structures on a substrate with mechanical stability, a limited risk of delamination from the underlying substrate, and a mechanical contact with the underlying substrate.
  • a method of the third aspect of the present disclosure may allow the formation of a plurality of spaced electrically conductive structures with an electrical contact to an underlying electrically conductive substrate, such as for example with a contact resistance lower than 1 Ohm cm 2 .
  • a method of the third aspect of the present disclosure may allow for the formation of a plurality of spaced structures, e.g. electrically conductive structures, taking in a relatively limited volume, thereby leaving an increased volume available in between the plurality of spaced structures, for example for deposition of an additional layer, e.g. an additional layer of functional material, such as e.g. a layer of active electrode material.
  • a method of the third aspect of the present disclosure may be relatively straightforward. It does not require sophisticated equipment or vacuum equipment and is therefore potentially low-cost. It is suitable for implementation in large-scale manufacturing.
  • a method of the third aspect of the present disclosure may allow for control of a diameter and a length (height) of the plurality of spaced structures, e.g. electrically conductive structures, and of a distance between neighboring structures. This may further enable control of the energy density and power density of a battery cell having a current collector comprising such a plurality of spaced electrically conductive structures.
  • the electrically conductive material deposited within the channels of the template to thereby form the plurality of spaced electrically conductive structures may be a transition metal, which may result in a reduced cost. Further, this may allow a reduction in cost of battery cells having a current collector comprising such plurality of spaced electrically conductive transition metal structures.
  • the transition metal may for example be selected from nickel, copper, and chromium.
  • the present disclosure is related to an entity comprising a substrate with a plurality of spaced structures thereon, the plurality of spaced structures being aligned longitudinally along a first direction and being obtainable by a method according to an embodiment of the third aspect of the present disclosure.
  • the first direction may be at an angle in the range between 60 and 90, for example between 80 and 90, with respect to a surface of the substrate.
  • the first direction may be substantially orthogonal to a surface of the substrate.
  • the entity may further comprise a plurality of interconnecting structures oriented along a second direction different from the first direction, wherein the interconnecting structures form a connection between neighboring spaced structures oriented along the first direction, thereby forming for example a mesh-shaped structure.
  • the second direction may for example be substantially orthogonal to the first direction, the present disclosure not being limited thereto.
  • the plurality of spaced structures and, if present, the plurality of interconnecting structures may comprise an electrically conductive material, a semiconductor material, an electrically insulating material or a combination thereof.
  • the present disclosure is related to a device comprising an entity according to the fourth aspect of the present disclosure.
  • the device may for example be an electrochemical device, such as e.g. an electrochemical sensor, a battery, a supercapacitor, a fuel cell, an electrolyzer, a photo-electrolyzer, or a chemical reactor, the present disclosure not being limited thereto.
  • features of the fifth aspect of the present disclosure provide similar advantages as discussed above in relation to the previous aspects of the present disclosure.
  • the present disclosure is related to a method for forming a layer of a functional material on an electrically conductive substrate, such as for example on a transition metal substrate.
  • a method according to the sixth aspect of the present disclosure comprises depositing an interlayer on the substrate, wherein the interlayer comprises a transition metal oxide, a noble metal, or a noble-metal oxide, and wherein the interlayer has a thickness in the range between 0.5 nm and 30 nm, for example in the range between 0.5 nm and 10 nm; depositing a functional material precursor layer on the interlayer; and activating the functional material precursor layer by annealing to thereby form the layer of functional material.
  • the layer of functional material may for example be a layer of active electrode material.
  • depositing the functional material precursor layer comprises depositing an electrode material precursor layer.
  • the annealing step for activating the electrode material precursor layer may be done in the presence of an ion containing precursor, such as for example a lithium containing precursor, a sodium containing precursor, or a magnesium containing precursor, the present disclosure not being limited thereto.
  • the electrode material may be a cathode material or an anode material.
  • the functional material precursor layer may be a layer of cathode precursor material, for example comprising manganese oxide, manganese dioxide, cobalt oxide, manganese nickel oxide, or iron phosphate, or it may be a layer of anode precursor material.
  • features of the sixth aspect of the present disclosure provide similar advantages as discussed above in relation to the previous aspects of the present disclosure.
  • Providing an interlayer in accordance with a method of the sixth aspect of the present disclosure may result in a reduced risk of degradation of the underlying electrically conductive substrate material, such as for example a reduced risk of oxidation of the electrically conductive substrate material.
  • the electrically conductive substrate may for example be used as a current collector of a battery cell.
  • Providing an interlayer in accordance with a method of the sixth aspect of the present disclosure may result in a reduced risk of degradation (e.g. oxidation) of the current collector material, for example under the influence of the step of activating the layer of electrode precursor material by annealing.
  • an interlayer in accordance with a method of the sixth aspect of the present disclosure may result in a reduced risk of degradation of the underlying electrically conductive substrate material, e.g. current collector material, under the influence of an electrochemical deposition process, as may for example be used for depositing the functional material precursor layer.
  • electrochemical deposition process may for example comprise deposition in an acidic bath, for example for depositing the layer of electrode precursor material (electrode material precursor layer), the present disclosure not being limited thereto.
  • depositing the functional material precursor layer may comprise anodic electrodeposition from an acidic solution or from a basic solution, where anodic electrodeposition may be a low-cost process suitable for large-scale manufacturing.
  • anodic electrodeposition may be a low-cost process suitable for large-scale manufacturing.
  • the use of an acidic solution may offer a stability of the electrodeposition bath.
  • a method of the sixth aspect of the present disclosure may allow for the formation of a functional material layer, such as a layer of active electrode material, on a broad range of metals, including for example relatively cheap transition metals. This further allows for example reducing a cost of battery cells having a current collector structure comprising such plurality of spaced electrically conductive transition metal structures.
  • a method of the sixth aspect of the present disclosure may allow for the conformal formation of a layer of functional material on a variety of metal substrates, including transition metal substrates, for example on three-dimensional transition metal substrates. More in particular, a method of the sixth aspect of the present disclosure may allow for the conformal formation of a layer of active cathode material on a variety of metal substrates, including transition metal substrates, for example on three-dimensional transition metal substrates Compared to fabrication methods where an active anode material is formed on a three-dimensional substrate, the method of the sixth aspect of the present disclosure may allow for the fabrication of solid-state battery cells with an improved energy density and power density. This is related to a generally lower capacity of cathode materials as compared to anode materials. Therefore, three-dimensional structuring of a cathode layer may increase the capacity, energy density, and/or power density of a battery cell as compared to an approach where only the anode layer is three-dimensionally structured and not the cathode layer.
  • the electrically conductive substrate may be a three-dimensional substrate comprising a plurality of spaced electrically conductive structures being substantially aligned along a first direction, which may result in a substantially increased electrode surface area as compared to flat substrates, which may further lead to substantially higher charging rates of solid-state battery cells comprising such three-dimensional electrode structure.
  • the electrically conductive substrate may further comprise a plurality of electrically conductive interconnecting structures oriented along a second direction different from the first direction, such as for example substantially orthogonal to the first direction, wherein the electrically conductive interconnecting structures form a connection between neighboring electrically conductive structures oriented along the first direction.
  • spaced electrically conductive structures are pillars, nanopillars, wires, nanowires, tubes (or “hollow” wires), nanotubes, meshes, and nanomeshes. Such structures may enable the formation of flexible battery cells, due to a reduced mechanical stress upon bending.
  • depositing the interlayer may for example comprise electrodeposition in a solution having a pH in the range of 7 to 12.
  • a neutral or basic solution for depositing the interlayer on the substrate e.g. transition metal substrate
  • Using an electrodeposition process for depositing the interlayer may be suitable for low-cost, large-scale manufacturing.
  • the transition metal oxide may for example comprise chromium oxide, nickel oxide, titanium oxide, or manganese oxide.
  • the present disclosure is related to a method for fabricating a solid-state battery cell.
  • a method according to the seventh aspect of the present disclosure comprises forming a plurality of spaced electrically conductive structures on a substrate according to a method of the third aspect of the present disclosure; forming a first layer of active electrode material on the plurality of electrically conductive structures, wherein the first layer of active electrode material conformally coats surfaces of the plurality of electrically conductive structures; depositing a solid electrolyte layer over the first layer of active electrode material; and forming a second layer of active electrode material over the solid electrolyte layer, wherein one of the first layer of active electrode material and the second layer of active electrode material forms a cathode layer and the other one forms an anode layer of the solid-state battery cell.
  • the plurality of spaced electrically conductive structures may form a first current collector of the solid-state battery cell.
  • the method may further comprise depositing a second current collector or collector layer over the second layer of active electrode material.
  • forming the first layer of active electrode material on the plurality of electrically conductive structures may be done according to an embodiment of the sixth aspect of the present disclosure.
  • features of the seventh aspect of the present disclosure provide similar advantages as discussed above in relation to the previous aspects of the present disclosure.
  • a method of the seventh aspect of the present disclosure may allow a substantial part of the fabrication steps to be done using a straightforward, low-cost electrochemical deposition process. More in particular, the anodization steps in the method for forming a template, the step of depositing an electrically conductive material within the template and the step of depositing an electrode material precursor layer may be done using an electrochemical deposition process. These steps may be done in the same equipment.
  • a method of the seventh aspect of the present disclosure may include electrochemical deposition processes that may be performed in an aqueous solution without organic solvents, resulting in an environmental-friendly fabrication method.
  • the present disclosure is related to a method for fabricating a solid-state battery cell.
  • a method according to the eighth aspect of the present disclosure comprises: forming a plurality of spaced electrically conductive structures on a substrate; forming a first layer of active electrode material on the plurality of spaced electrically conductive structures in accordance with an embodiment of the sixth aspect of the present disclosure, wherein the first layer of active electrode material conformally coats surfaces of the plurality of spaced electrically conductive structures; depositing a solid electrolyte layer over the first layer of active electrode material; and forming a second layer of active electrode material over the solid electrolyte layer, wherein one of the first layer of active electrode material and the second layer of active electrode material forms a cathode layer and the other one forms an anode layer of the solid-state battery cell.
  • the plurality of spaced electrically conductive structures may form a first current collector layer of the solid-state battery cell.
  • the method may further comprise depositing a second current collector layer over the second layer of active electrode material
  • features of the eighth aspect of the present disclosure provide similar advantages as discussed above in relation to the previous aspects of the present disclosure.
  • the present disclosure is related to a method for fabricating a solid-state battery.
  • a method according to the ninth aspect of the present disclosure comprises: fabricating a plurality of solid-state battery cells in accordance with an embodiment of the seventh or the eighth aspect of the present disclosure; and forming a stack of the plurality of solid-state battery cells with a solid electrolyte being provided in between neighboring solid-state battery cells.
  • a solid-state battery cell according to the tenth aspect of the present disclosure comprises a plurality of spaced electrically conductive structures; a first layer of active electrode material conformally coating surfaces of the plurality of spaced electrically conductive structures; a solid electrolyte layer over the first layer of active electrode material; a second layer of active electrode material over the solid electrolyte layer, wherein one of the first layer of active electrode material and the second layer of active electrode material forms a cathode layer and the other one forms an anode layer of the solid-state battery cell; and a 0.5 nm to 10 nm thick interlayer between the plurality of electrically conductive structures and the first layer of active electrode material, wherein the interlayer comprises a transition metal oxide, a noble metal, or a noble-metal oxide.
  • the plurality of spaced electrically conductive structures may form a first current collector layer of the solid-state battery cell.
  • the solid-state battery cell may further comprise a second current collector layer over the second layer of active electrode material.
  • the present disclosure is related to a solid-date battery comprising at least one, for example a plurality of, e.g. a stack of, solid-state battery cells according to the tenth aspect of the present disclosure.
  • FIG. 1 illustrates an example process sequence of a method for transforming at least part of a valve metal layer into a template comprising a plurality of spaced (nano)channels according to an embodiment of the first aspect of the present disclosure.
  • FIG. 2 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 1 .
  • FIG. 3 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 1 .
  • FIG. 4 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 1 .
  • FIG. 5 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 1 .
  • FIG. 6 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 1 .
  • FIG. 7 schematically shows a cross section of an example of a template according to an embodiment of the second aspect of the present disclosure.
  • FIG. 8 schematically shows a cross section of an example of a template according to an embodiment of the second aspect of the present disclosure.
  • FIG. 9 illustrates an example process sequence of a method for forming a plurality of spaced (nano)structures on a substrate according to an embodiment of the third aspect of the present disclosure.
  • FIG. 10 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 9 .
  • FIG. 11 schematically shows a cross section of an example of an entity according to an embodiment of the fourth aspect of the present disclosure.
  • FIG. 12A schematically shows a cross section of an example of an entity according to an embodiment of the fourth aspect of the present disclosure.
  • FIG. 12B schematically shows a cross section of an example of an entity according to an embodiment of the fourth aspect of the present disclosure.
  • FIG. 13 illustrates an example process sequence of a method for forming a layer of functional material on an electrically conductive substrate according to an embodiment of the sixth aspect of the present disclosure.
  • FIG. 14 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 13 .
  • FIG. 15 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 13 .
  • FIG. 16 schematically shows a cross section illustrating results of a step of the process sequence of FIG. 13 .
  • FIG. 17 shows potential transients as measured during galvanostatic deposition of a MnO x cathode precursor layer on Ni nano-mesh samples.
  • the curves labeled (a) corresponds to samples without an interlayer being provided, whereas the curve labeled (b) corresponds to samples covered with an interlayer in accordance with an embodiment of the third aspect of the present disclosure.
  • FIG. 18 shows results of a cyclic voltammetry experiment on a structure comprising a nickel substrate with a MnO x layer deposited thereon. Curves labeled (a) correspond to a structure without an interlayer being provided, whereas curves labeled (b) correspond to a structure having an interlayer provided thereon before deposition of the MnO x layer, in accordance with an embodiment of the third aspect of the present disclosure.
  • FIG. 19 schematically shows a cross section of an example of a solid-state battery cell according to an embodiment of the tenth aspect of the present disclosure.
  • FIG. 20 schematically shows a cross section of an example of a solid-state battery according to an embodiment of the eleventh aspect of the present disclosure.
  • a battery cell is a structure comprising two electrode layers with an electrolyte layer in between, i.e. a structure comprising a stack of a first electrode layer (first layer of active electrode material)/electrolyte layer/second electrode layer (second layer of active electrode material).
  • the first electrode layer and the second electrode layer are of opposite polarity.
  • a battery may comprise a single battery cell or it may comprise a plurality of, e.g. at least two, battery cells.
  • a battery may comprise two or more battery cells connected in series or in parallel, or a combination of series and parallel connected battery cells.
  • a battery further comprises a first current collector layer and a second collector layer, the first current collector layer and the second current collector layer being of opposite polarity.
  • an ion insertion battery cell is a battery cell comprising electrodes that can accept or release cations or anions during operation of the battery cell. Ion insertion battery cells can rely on the insertion/extraction of only one cation element, multiple cation elements, only anions or a mixture of anion and cation elements. An ion insertion battery cell further comprises an electrolyte that allows for ionic conduction of the respective ion used, while being (electro)chemically stable with regard to the used electrode materials.
  • each of the electrodes has a first polarity during the discharge (i.e. battery operation) and a second, opposite polarity during charging.
  • the negative electrode is the anode during the discharge and the cathode during charging.
  • the positive electrode is the cathode during discharge and the anode when charging the battery.
  • the terminology of the discharge i.e. battery operation
  • anode the negative electrode is meant and with cathode the positive electrode is meant.
  • anode material it is meant the negative electrode material and when referred to “cathode material” it is meant the positive electrode material.
  • an active electrode material is a material that is a component of a battery electrode layer.
  • the active electrode material the actual electrochemical transformation (change in valence or oxidation state of the atoms) takes place, which gives rise to storage of chemical energy in the electrode.
  • An electrode layer is typically composed of the active electrode material and supporting material.
  • valve metal such as for example aluminum
  • a valve metal layer the material to be anodized
  • a counter-electrode at the other hand, in the presence of an acid electrolyte.
  • This method leads to the formation of a porous layer of valve metal oxide comprising plurality of pores or channels, e.g. a cluster of channels, arranged in an orderly fashion (e.g. hexagonally) perpendicularly to the surface of the layer.
  • This cluster may be referred to as an array, due to the orderly nature of the arrangement.
  • a valve metal is a metal that can be oxidized using an anodization process (anodic oxidation) to thereby form a stable valve metal oxide. More in particular, in the context of the present disclosure, a valve metal is a metal selected from the group of aluminum, tungsten, titanium, tantalum, hafnium, niobium, vanadium, and zirconium.
  • a valve metal layer is a layer comprising a valve metal or a valve metal alloy (or a “doped” valve metal).
  • An example of an aluminum alloy that may for example be used in the context of the present disclosure is a copper doped aluminum layer, e.g. with a doping concentration in the range between 1% and 10%, the present disclosure not being limited thereto.
  • the substrate when referring to a substrate, the substrate may be a planar substrate or a non-planar, e.g. three-dimensional (3D) substrate.
  • a 3D substrate may for example comprise a plurality of 3D features, 3D structures, such as 3D micro- or nano-structures, such as for example a plurality of micro-pillars or nano-pillars, a plurality of microwires or nanowires or 3D (nano)meshes, (nano)tubes, and/or other porous structures, such as for example porous anodized alumina.
  • the 3D features may be present in a regular pattern, such as for example a regular array pattern, or they may be randomly distributed over the substrate.
  • a plurality of spaced channels refers to a plurality of channels that are separated in space from one another, i.e. that are located at a distance from each other.
  • the plurality of spaced channels may be either completely separated from each other, e.g. by a surrounding medium, or they may be interconnected, for example partially interconnected, e.g. by a plurality of interconnecting channels through a surrounding medium.
  • the plurality of interconnecting channels may for example have a longitudinal orientation substantially orthogonal to a longitudinal orientation of the plurality of spaced channels.
  • a template comprising a plurality of spaced channels aligned longitudinally along a direction may refer to a template comprising a plurality of channels being completely separated from each other or to a template comprising a plurality of channels that are interconnected, for example partially interconnected by a plurality of interconnecting channels.
  • the interconnecting channels may be oriented in a direction substantially orthogonal to the longitudinal direction of the plurality of spaced channels.
  • a template comprising a plurality of spaced channels aligned longitudinally along a direction may refer to a template comprising two or more regions positioned subsequently along the longitudinal direction, wherein at least a first region comprises a plurality of completely separated (non-interconnected) spaced channels and wherein at least a second region comprises a plurality of interconnected spaced channels (being interconnected by interconnecting channels).
  • a plurality of spaced structures, e.g. nanostructures, aligned longitudinally along a direction refers to a plurality of structures, e.g. nanostructures, that are located at a distance from each other.
  • the plurality of (nano)structures may for example comprise (nano)pillars, (nano)wires, (nano)meshes, or (nano)tubes.
  • the plurality of structures, e.g. nanostructures may be either completely separated from each other, e.g. by a surrounding medium such as air or a solid material different from the (nano)structure material, or they may be interconnected, for example partially interconnected, e.g.
  • the plurality of interconnecting structures may for example have a longitudinal orientation substantially orthogonal to a longitudinal orientation of the plurality of spaced (nano)structures.
  • the interconnecting (nano)structures are typically made of the same material as the spaced (nano)structures themselves.
  • a plurality of spaced (nano)structures aligned longitudinally along a direction may refer to structure comprising two or more regions positioned subsequently along the longitudinal direction, wherein at least a first region comprises a plurality of spaced, completely separated (non-interconnected) (nano)structures and wherein at least a second region comprises a plurality of spaced, interconnected (nano)structures (for example being interconnected by interconnecting (nano)structures).
  • a functional material or functional material layer is a material or material layer that satisfies or provides a defined functionality and/or has defined properties, adjusted for a device in which it is integrated.
  • a functional material may for example comprise a metal, a metal alloy, a semiconductor, an oxide, a metal hydride, a ceramic material, a metal-organic crystal, a polymer, or an organic supramolecular solid, the present disclosure not being limited thereto.
  • a functional material or a functional material layer may for example have the functionality of an electrode, a current collector, a catalyst, an energy storage material, a light absorber, a photonic crystal, a light emitter, an information storage medium, an ion trap, or a gas absorber, the present disclosure not being limited thereto.
  • the present disclosure is related to a method for transforming at least part of a valve metal layer into a template comprising a plurality of spaced (nano)channels aligned longitudinally along a first direction.
  • An example of a method according to an embodiment of the first aspect of the present disclosure is schematically illustrated in FIG. 1 , showing a flow chart comprising an example process sequence and in FIG. 2 to FIG. 8 , schematically showing cross sections illustrating results of successive steps of the process sequence of FIG. 1 .
  • a method 100 comprises a first anodization step 101 of at least part of a valve metal layer, the first anodization step 101 resulting in the formation of a porous layer of valve metal oxide comprising a plurality of aligned spaced (nano)channels having bottom surfaces coated with a first insulating metal oxide barrier.
  • the plurality of (nano)channels formed as a result of the first anodization step are substantially aligned longitudinally along a first direction.
  • the plurality of (nano)channels each have (nano)channel walls substantially aligned longitudinally along the first direction and a (nano)channel bottom substantially parallel with a surface of the valve metal layer.
  • a first insulating metal oxide barrier layer for example a first valve metal oxide barrier layer.
  • the valve metal layer may be a free-standing layer, for example a flexible free-standing layer such as a metal foil, or the valve metal layer may be provided on a substrate, for example on a rigid substrate or on a flexible substrate.
  • FIG. 2 illustrates an example of an embodiment wherein the valve metal layer 11 is a free-standing layer, but the present disclosure is not limited thereto.
  • the first anodization step 101 may result in a structure as schematically shown in FIG. 3 . It illustrates formation of a porous layer 12 of anodized metal comprising a plurality of spaced (nano)channels 13 that are substantially aligned longitudinally along a first direction.
  • the first direction may correspond to a thickness direction of the valve metal layer, i.e. it may be substantially orthogonal to a surface of the valve metal layer, as schematically illustrated in the example shown in FIG. 3 .
  • the present disclosure is not limited thereto, and the first direction may be at an angle, for example at an angle in the range between 60° and 90°, with respect to a surface of the valve metal layer.
  • FIG. 3 illustrates an example wherein the first direction is orthogonal to the surface of the valve metal layer 11 .
  • the first direction corresponds to a thickness direction Y of the valve metal layer 11 .
  • the plurality of (nano)channels 13 each have (nano)channel walls 14 substantially aligned longitudinally along the thickness direction Y and a (nano)channel bottom 15 .
  • the surface of the (nano)channel bottoms 15 is covered with a first insulating metal oxide barrier layer 21 , as shown more in detail in the inset of FIG. 3 .
  • the porous layer 12 comprising the plurality of channels 13 is formed only in a part of the valve metal layer.
  • the present disclosure is not limited thereto.
  • the porous layer 12 comprising the plurality of (nano)channels 13 may also be formed throughout the valve metal layer 11 , thereby exposing the underlying substrate at the channel bottoms.
  • the first anodization step may comprise complete immersion of a free-standing valve metal layer 11 in an anodizing solution.
  • the first anodization step may result in the formation of a first porous layer of valve metal oxide comprising a plurality of spaced (nano)channels at a first side of the valve metal layer and simultaneously in the formation of a second porous layer of valve metal oxide comprising a plurality of spaced (nano)channels at a second, opposite side of the valve metal layer.
  • a non-anodized valve metal layer remains in between the first porous layer and the second porous layer.
  • a method 100 according to embodiments of the first aspect of the present disclosure comprises, after the first anodization step 101 , performing a protective treatment 102 ( FIG. 1 ).
  • the protective treatment induces hydrophobic surfaces to the (nano)channel walls 14 and (nano)channel bottoms 15 , i.e. it results in (nano)channels 13 having hydrophobic (nano)channel wall surfaces and hydrophobic (nano)channel bottom surfaces.
  • performing the protective treatment may comprise annealing 102 , 1021 ( FIG. 1 ), such as for example annealing at a temperature in the range between 300° C. and 550° C.
  • the annealing may be done in an inert atmosphere, such as for example in nitrogen or argon, or in air.
  • Annealing may be done under ambient pressure or at a reduced pressure, such as in vacuum.
  • performing the protective treatment may comprise depositing 102 , 1022 ( FIG. 1 ) a protective layer over the (nano)channel walls and over the (nano)channel bottoms.
  • a protective layer 31 is provided on the (nano)channel walls 14 and on the first insulating metal oxide barrier layer 21 that is present on the (nano)channel bottoms 15 .
  • the protective layer 31 is also formed on an upper surface of the porous layer 12 .
  • the protective layer may be a layer comprising hydrophobic silane, e.g. formed by vapor deposition, for example in air or in vacuum, for example at a temperature in the range between 80° C. and 120° C.
  • the protective layer may be a polymer layer, e.g. formed by application of polymer solution onto the pore walls and bottoms of the template and drying.
  • Such a protective polymer layer may for example be formed by immersing the sample in 1% to 20% solution of polystyrene or PMMA (poly(methyl 2-methylpropanoate)) or PDMS (poly(dimethylsiloxane)), dissolved in acetone, in toluene or in a chlorinated solvent such as dichloromethane and spin coating the excess of the solution, followed by drying at a temperature e.g. in the range between 20° C. and 60° C., e.g. in air or in vacuum.
  • a temperature e.g. in the range between 20° C. and 60° C., e.g. in air or in vacuum.
  • performing the protective treatment may comprise both depositing 102 , 1022 ( FIG. 1 ) a protective layer 31 over, e.g. directly on, the (nano)channel walls and over the (nano)channel bottoms and annealing 102 , 1021 ( FIG. 1 ).
  • the protective treatment results in the formation of hydrophobic surfaces on the (nano)channel walls and (nano)channel bottoms.
  • a hydrophobic surface may provide protection against wetting, e.g. against wetting by an etchant used in subsequent process steps, and therefore it may provide protection against etching.
  • a method 100 according to embodiments of the first aspect of the present disclosure comprises, after the protective treatment 102 , 1021 , 1022 , a second anodization step 103 ( FIG. 1 ).
  • the second anodization step may for example be done using similar anodization conditions as used for the first anodization step, e.g. for a relatively short period, such as for example 1 minute to 30 minutes.
  • this second anodization step affects the (nano)channel bottoms only and induces hydrophilic surfaces at the (nano)channel bottoms only.
  • a protective layer 31 has been deposited ( FIG. 1 , step 1022 ; FIG.
  • the second anodization step 103 results in removal of the protective layer 31 from the bottom of the plurality of spaced (nano)channels.
  • the second anodization step thus results in the formation of hydrophilic, unprotected (nano)channel bottoms (e.g. not protected against wetting).
  • the second anodization step further results in removal of the first insulating metal oxide barrier layer 21 from the (nano)channel bottoms.
  • the second anodization step leaves the plurality of (nano)channel walls substantially unaffected, i.e. the plurality of (nano)channel walls remain substantially protected.
  • the second anodization step results in further anodization only at the bottoms of the plurality of (nano)channels and creates a second (unprotected) insulating metal oxide barrier layer at the (nano)channel bottoms.
  • FIG. 5 schematically illustrates a cross section of the structure as may be obtained after having performed the second anodization step in a method according to an embodiment of the first aspect of the present disclosure wherein the protective treatment comprises annealing. More in particular, FIG. 5 illustrates the first metal oxide barrier layer 21 being removed from the channel bottoms 15 and being replaced by a second metal oxide barrier layer 22 at the channel bottoms 15 as a result of the second anodization step 103 .
  • FIG. 6 schematically illustrates a cross section of the structure as may be obtained after having performed the second anodization step in a method according to an embodiment of the first aspect of the present disclosure wherein the protective treatment comprises depositing a protective layer 31 . More in particular, FIG. 6 illustrates the protective layer 31 and the first metal oxide barrier layer 21 being removed from the channel bottoms 15 and being replaced by a second metal oxide barrier layer 22 at the channel bottoms 15 as a result of the second anodization step 103 . FIG. 6 further illustrates that the channel walls 14 remain protected by protective layer 31 .
  • a method 100 according to embodiments of the first aspect of the present disclosure further comprises an etching step 104 ( FIG. 1 ), for example in an acidic etching solution or in a basic etching solution.
  • an etching step 104 for example in an acidic etching solution or in a basic etching solution.
  • the (nano)channel walls 14 are substantially protected against etching, e.g. against wetting, as a result of the protective treatment 102 previously performed, resulting in hydrophobic surfaces at the (nano)channel walls.
  • the (nano)channel bottoms 15 are subject to wetting and thus etching.
  • this etching step 104 only removes the second insulating metal oxide barrier layer 22 from the plurality of (nano)channel bottoms 15 and does not affect the porous layer 12 . As such, widening of the plurality of (nano)channels 13 during this etching step may be substantially avoided.
  • the etching step may for example comprise etching in an aqueous solution of H 3 PO 4 or KOH.
  • the etching solution may comprise a surface tension adjusting agent such as for example ethanol, isopropyl alcohol, acetone, or sodium dodecyl sulfate, the present disclosure not being limited thereto.
  • a solution comprising 1 wt % to 30 wt % of H 3 PO 4 and 1 wt % to 60 wt % of isopropyl alcohol in water may be used for the etching step.
  • FIG. 7 schematically illustrates a cross section of the structure as may be obtained after having performed the etching step 104 in a method 100 according to an embodiment of the first aspect of the present disclosure wherein the protective treatment comprises annealing. More in particular, FIG. 7 illustrates that, after this etching step 104 , the (nano)channel bottoms 15 are exposed (i.e. the second metal oxide barrier layer 22 has been removed from the (nano)channel bottoms 15 ). The (nano)channel walls 14 remain unaffected, and there is no widening of the (nano)channels 13 .
  • FIG. 8 schematically illustrates a cross section of the structure as may be obtained after having performed the etching step 104 in a method 100 according to an embodiment of the first aspect of the present disclosure wherein the protective treatment comprises depositing a protective layer. More in particular, FIG. 8 illustrates that, after this etching step 104 , the (nano)channel bottoms 15 are exposed (i.e. the second metal oxide barrier layer 22 has been removed from the (nano)channel bottoms 15 ). It also illustrates that the (nano)channel walls 14 are still covered with the protective layer 31 .
  • the structure obtained after performing the etching step comprises a template 20 comprising a plurality of spaced (nano)channels 13 aligned longitudinally along a first direction (in the example shown the thickness direction Y of the valve metal layer) and a substrate 10 supporting the template 20 .
  • FIG. 7 and FIG. 8 thus illustrate examples of a template 20 according to embodiments of the second aspect of the present disclosure.
  • the substrate 10 corresponds to a remaining, non-anodized part of the valve metal layer 11 .
  • the structure comprising the substrate 10 and the template 20 may be immersed in a basic solution of zinc oxide to thereby produce a thin conductive zinc layer at the (nano)channel bottoms.
  • a thin conductive zinc layer at the (nano)channel bottoms enables or facilitates electroplating of a variety of metals in the plurality of (nano)channels in a subsequent step.
  • the valve metal layer 11 may consist of a single layer or it may comprise more than one, e.g. a plurality of (stacked) layers, e.g. having a different composition.
  • the valve metal layer may consist of an aluminum layer, such as for example an aluminum layer of 99% or higher purity, with a thickness for example in the range between 1 micrometer and 1 mm.
  • it may for example consist of a doped aluminum layer, such as for example a copper doped aluminum layer, e.g. with a doping concentration in the range between 1% and 10% and a thickness e.g. in the range between 1 micrometer and 1 mm.
  • it may be a layer stack comprising a first layer and a second layer, wherein the first layer is for example an aluminum layer of 99% or higher purity and wherein the second layer is for example a doped, e.g. copper doped, aluminum layer.
  • the doped aluminum layer may for example have a doping concentration in the range between 1% and 10% and the thickness of this layer may for example be in the range between 1 micrometer and 100 micrometers.
  • the valve metal layer 11 may be a free-standing layer such as a free-standing foil, such as for example an aluminum foil, e.g. having a thickness in the range between 10 micrometers and 1 millimeter.
  • the layer valve metal layer may be a non-free-standing layer: it may for example be provided on a substrate, such as a flexible substrate.
  • a flexible substrate may allow for the fabrication of flexible solid-state batteries. Examples of flexible substrates that may be used are a metal foil (such as aluminum, nickel or copper foil), mica and polyimide tape.
  • the substrate may be coated with an electrically conductive layer such as a nickel layer, a titanium layer, or a titanium nitride layer.
  • the first anodization step may be done in part of the layer, i.e. not throughout the valve metal layer, such that a part of the layer remains unaffected.
  • the remaining (non-anodized) part of the valve metal layer can be maintained as a carrier (or substrate 10 ) for the anodized part (template 20 ).
  • a substrate when reference is made to a substrate, this may refer to a substrate on which a valve metal layer is initially provided, or, in embodiments wherein a free-standing valve metal layer is used, it may refer to a substrate 10 corresponding to a part of the valve metal layer that is remaining after the anodization step (i.e.
  • the part that is not anodized, not transformed into a porous layer as for example illustrated in FIG. 7 and FIG. 8 .
  • the anodization steps comprise complete immersion of a free standing valve metal layer 11 in an anodizing solution, resulting in the formation of a first porous layer of valve metal oxide at a first side of the valve metal layer and simultaneously in the formation of a second porous layer of valve metal oxide at a second, opposite side of the valve metal layer, the substrate 10 (non-anodized part) is present between the first porous layer and the second porous layer.
  • a “first porous layer/substrate/second porous layer” stack is formed.
  • the first anodization step of the valve metal layer may be performed by immersing the valve metal layer al in an anodizing solution, for example an acidic medium, such as a solution of sulfuric, oxalic, or phosphoric acid and applying a constant voltage difference between the valve metal layer and a counter electrode such as a titanium electrode (e.g. a sheet or a mesh) or a platinum electrode (potentiostatic anodization).
  • the voltage difference may for example be in the range between 10 V and 500 V.
  • a constant current may be applied to the valve metal layer through the anodizing solution (galvanostatic anodization).
  • the size of the plurality of (nano)channels e.g. their diameter
  • the distribution of the plurality of (nano)channels e.g. the distance between neighboring (nano)channels
  • experiments were performed wherein a potential of 40 V was applied between an aluminum layer (working electrode) and a counter electrode, in a 0.3M oxalic acid at 30° C. to perform anodization of an aluminum layer.
  • the longitudinal size of the plurality of spaced nanochannels depends on the duration of the first anodization step. It may for example be in the range between 100 nm and 100 micrometers, the present disclosure not being limited thereto.
  • the first anodization step may for example have a duration in the range between 1 hour and 12 hours.
  • the first anodization step results in the formation of a plurality of separated, non-interconnected (nano)channels.
  • the valve metal layer comprises a doped aluminum layer, such as for example a copper doped aluminum layer, e.g. with a doping concentration in the range between 1% and 10%
  • the first anodization step results in the formation of a plurality of spaced (nano)channels that are interconnected by interconnecting (nano)channels having a longitudinal orientation substantially orthogonal to the longitudinal orientation of the plurality of spaced (nano)channels.
  • valve metal layer is a layer stack comprising a first layer and a second layer, wherein the first layer is for example an aluminum layer of 99% or higher purity and wherein the second layer is a doped, e.g. copper doped, aluminum layer
  • a plurality of spaced (nano)channels is formed wherein the plurality of spaced (nano)channels are separated (non-interconnected) in a first region (corresponding to the first layer) and wherein the plurality of spaced (nano)channels are interconnected in a second region (corresponding to the second layer).
  • the formation of interconnecting (nano)channels may result in an increased surface area and an improved mechanical stability of (nano)structures that may be formed subsequently within the template.
  • the first anodization step may proceed till a plurality of (nano)channels if formed throughout the valve metal layer.
  • the bottom of the plurality of (nano)channels thus formed is located at an interface between the valve metal layer and the underlying electrically conductive layer, i.e. at an interface between the porous layer resulting from the first anodization step and the substrate 10 .
  • the second anodization step 103 may be performed under irradiation of ultrasonic waves.
  • ultrasonic waves may for example be generated by an ultrasound generating horn, immersed in the anodizing solution.
  • Providing ultrasonic waves may facilitate removal of the first insulating metal oxide barrier layer 21 and, if present, removal of the protective layer 31 from the (nano)channel bottoms during the second anodization step 103 .
  • Providing ultrasonic waves may further facilitate removal of the second insulating metal oxide barrier layer 22 from the (nano)channel bottoms during the etching step 104 .
  • the present disclosure is related to a method for forming a plurality of spaced (nano)structures, such as for example a plurality of spaced electrically conductive (nano)structures, on a substrate.
  • An example of a method according to the third aspect of the present disclosure is schematically illustrated in FIG. 9 , showing a flow chart comprising an example process sequence, and in FIG. 7 , FIG. 8 , FIG. 10 , and FIG. 11 , schematically showing cross sections illustrating results of successive steps of the process sequence of FIG. 9 .
  • a method 200 comprises first transforming 201 at least part of a valve metal layer 11 into a template 20 comprising a plurality of spaced (nano)channels 13 aligned longitudinally along a first direction, in accordance with a method 100 of the first aspect of the present disclosure.
  • Examples of a structure resulting from this step 201 are schematically shown in FIG. 7 and FIG. 8 .
  • the method 200 further comprises depositing 202 a solid functional material within the (nano)channels 13 of the template 20 .
  • the plurality of (nano)channels 13 is completely filled with the solid functional material, resulting in a plurality of (nano)wires 40 having a length (size in their longitudinal direction Y) substantially equal to a thickness of the template 20 .
  • the present disclosure is not limited thereto and in embodiments of the second aspect of the present disclosure the plurality of (nano)channels 13 may be filled only partially.
  • the functional material may be deposited within the plurality of (nano)channels 13 only in part of longitudinal direction Y, resulting in a plurality of (nano)structures 40 having a length smaller than a thickness of template 20 . This can be controlled by controlling the deposition time.
  • the solid functional material may be deposited within the plurality of (nano)channels 13 to thereby fully fill the plurality of (nano)channels 13 in lateral direction X, which may result for example in the formation of a plurality of (nano)wires or (nano)pillars within the plurality of (nano)channels.
  • the solid functional material may be deposited within the plurality of (nano)channels 13 to thereby only partially fill the plurality of (nano)channels 13 in lateral direction X, which may for example result in the formation of a plurality of (nano)tubes or hollow (nano)wires inside the plurality of (nano)channels 13 .
  • the template 20 may be removed by etching 203 ( FIG. 9 ).
  • etching step 203 for example a solution comprising 0.1M to 1M KOH may be used.
  • the etching time may for example be in the range between 20 minutes and 90 minutes, and etching may be done at a temperature e.g. in the range between 20° C. and 60° C.
  • the resulting structure is schematically shown in FIG. 11 . It contains a plurality of spaced (nano)structures 40 on a substrate 10 , more in particular on an electrically conductive substrate 10 .
  • the diameter of the plurality of (nano)structures 40 i.e.
  • the diameter of the plurality of (nano)wires may for example be in the range between 10 nm and 500 nm, for example between 10 nm and 300 nm, e.g. between 15 nm and 200 nm or between 50 nm and 200 nm, and their separation distance may for example be in the range between 15 nm and 500 nm, e.g. between 50 nm and 250 nm, the present disclosure not being limited thereto.
  • the non-anodized part of the valve metal layer remains as a carrier or substrate 10 for the plurality of spaced (nano)structures 40 formed within the template.
  • removal of the template 20 results in a plurality of spaced (nano)structures 40 on a remaining part of the valve metal layer (herein also referred to as a substrate 10 ), wherein the plurality of spaced (nano)structures 40 is substantially aligned longitudinally with their longitudinal direction along the first direction, such as for example a direction Y substantially orthogonal to the valve metal layer (substrate) surface, i.e. substantially orthogonal to direction X.
  • depositing the solid functional material may comprise depositing an electrically conductive material, a semiconductor material, an electrically insulating material or a combination thereof.
  • Depositing the solid functional material may for example comprise Chemical Vapor Deposition, e.g. Atomic Layer Deposition, the present disclosure not being limited thereto.
  • Depositing an electrically conductive material may for example comprise depositing the material by galvanostatic or potentiostatic electrodeposition or plating, the present disclosure not being limited thereto.
  • nickel (nano)structures 40 may be grown galvanostatically from a solution of nickel sulphamate and boric acid and/or nickel chloride at a temperature in the range between 20° C. and 60° C.
  • the growth may be performed by application of a cathodic current e.g. (1-20 mA/cm 2 ) between the electrically conductive substrate 10 (or an electrically conductive layer being part of the substrate 10 ) and a metallic counter electrode, such as a nickel or platinum counter electrode.
  • the (nano)structures are formed inside the plurality of spaced (nano)channels of the template and may form longitudinally aligned spaced (nano)wires or (nano)pillars or a three-dimensional network comprising longitudinally aligned spaced (nano)wires and interconnecting (nano)structures between the spaced (nano)wires, depending on the architecture of the (nano)channels of the template.
  • the length of the (nano)wires can be controlled by controlling the time of deposition. For instance, it was experimentally found that deposition of nickel at 10 mA/cm 2 for 150 s inside the channels of a porous template formed from copper doped aluminum leads to the formation of 2 micrometers high interconnected nickel (nano)wires.
  • a catalyst material such as for example gold may first be provided at the plurality of (nano)channel bottoms of the template, e.g. by plating, and afterwards a semiconductor functional material, such as for example Si, Ge, InP, GaP, or GaAs may be deposited within the (nano)channels, e.g. by Chemical Vapor Deposition, to thereby form a plurality of semiconducting (nano)wires inside the plurality of (nano)channels.
  • a semiconductor functional material such as for example Si, Ge, InP, GaP, or GaAs may be deposited within the (nano)channels, e.g. by Chemical Vapor Deposition, to thereby form a plurality of semiconducting (nano)wires inside the plurality of (nano)channels.
  • a Metal-Insulator-Metal stack may be deposited within the plurality of (nano)channels, for example by Atomic Layer Deposition.
  • the insulator material may for example comprise alumina or HfO 2
  • the metal layer may for example comprise TiN or Ru, the present disclosure not being limited thereto.
  • the plurality of (nano)structures are aligned longitudinally with their longitudinal direction Y substantially orthogonal to the valve metal layer (substrate) surface, i.e. substantially orthogonal to direction X
  • the present disclosure is not limited thereto.
  • the longitudinal direction of the plurality of spaced (nano)structure may make an angle of from for example 60° to 90° with the substrate surface on which the (nano)wires abut. In some embodiments, this angle is from 80° to 90°, e.g. substantially 90°, i.e. substantially orthogonal.
  • the present disclosure related to an entity comprising a substrate and a plurality of spaced structures on the substrate, the plurality of spaced structures being aligned longitudinally along a first direction, as may be obtained using a method according to an embodiment of the third aspect of the present disclosure.
  • FIG. 11 , FIG. 12A , and FIG. 12B each schematically show a cross section of an example of an entity according to an embodiment of the fourth aspect of the present disclosure.
  • FIG. 12A illustrates an example of an entity 50 comprising a substrate 10 and a plurality of spaced structures 51 being aligned longitudinally along a first direction forming an angle of about 90° with respect to a surface of the substrate 10 , i.e.
  • FIG. 12B illustrates an example of an entity 50 comprising a substrate 10 and a plurality of spaced structures 51 being aligned longitudinally along a first direction forming an angle of about 90° with respect to a surface of the substrate 10 , and further comprising a plurality of interconnecting structures 52 oriented along a second direction substantially orthogonal to the first direction.
  • the present disclosure relates to a device comprising an entity according to an embodiment of the fourth aspect of the present disclosure.
  • devices wherein such an entity may be used are batteries, fuels cells, sensors, supercapacitors (such as Metal-Insulator-Metal supercapacitors), electrolyzers, photo-electrolyzers, and chemical reactors.
  • the present disclosure relates to a method for forming a layer of functional material on an electrically conductive substrate.
  • a method according to an embodiment of the sixth aspect of the present disclosure may for example be used for depositing an active electrode material on, for example, a transition metal substrate.
  • An example of a method 300 according to the sixth aspect of the present disclosure is schematically illustrated in FIG. 13 , showing a flow chart comprising an example process sequence, and in FIG. 14 to FIG. 16 , schematically showing cross sections illustrating results of successive steps of the process sequence of FIG. 13 .
  • a method 300 comprises depositing 301 an interlayer on an electrically conductive substrate.
  • the interlayer may for example have a thickness in the range between 0.5 nm and 30 nm, for example in the range between 0.5 nm and 5 nm, e.g. in the range between 0.5 nm and 3 nm.
  • the material of the interlayer is selected to provide protection against thermal degradation such as for example oxidation (i.e. to prevent oxidation) of the underlying electrically conductive substrate material during further process steps.
  • the material of the interlayer may be selected to have a low diffusivity of oxygen. It may be selected to be chemically inert with respect to a functional material precursor plating bath, to thereby prevent electro-oxidation of the underlying substrate material, e.g. transition metal, during electrodeposition. It may be selected to be chemically inert with respect to a layer of functional material precursor being deposited thereon in a further process step and/or being annealed in a further process step, to thereby prevent thermal oxidation of the underlying metal.
  • a low diffusivity of oxygen may refer to an oxygen diffusivity lower than the oxygen diffusivity in NiO at temperatures in the range between 300° C. and 500° C.
  • the functional material precursor layer may for example be an electrode material precursor layer and the layer of functional material formed on the electrically conductive substrate may for example be an active electrode material, such as e.g. an active cathode material or an active anode material of a solid-state battery cell or battery.
  • different interlayers may be combined, i.e. a stack of different types of interlayers may be deposited, to thereby provide protection of the substrate against both thermal oxidation and electro-oxidation.
  • the interlayer may for example comprise a transition metal oxide, a noble metal or a noble-metal oxide.
  • the interlayer may comprise NiO x , Cr 2 O 3 , TiO 2 , RuO, RuO 2 , Ru, Au, or Pt, the present disclosure not being limited thereto.
  • a transition metal oxide interlayer such as a nickel oxide interlayer or a chromium oxide interlayer may be deposited using an electrodeposition process, e.g. in a weakly basic or basic solution having a pH in the range of 7 to 12.
  • the interlayer 31 may be deposited by immersing the substrate in a 0.1 M-1M solution of sodium citrate and applying a constant anodic current, for example in the range between 1 mA/cm 2 and 100 mA/cm 2 between the substrate (e.g. comprising a plurality of nickel (nano)wires) and a metallic counter electrode, for example for 1 to 10 minutes.
  • a constant anodic current for example in the range between 1 mA/cm 2 and 100 mA/cm 2 between the substrate (e.g. comprising a plurality of nickel (nano)wires) and a metallic counter electrode, for example for 1 to 10 minutes.
  • the interlayer may substantially prevent or reduce oxidation of the transition metal during further process steps (e.g. for fabricating a battery cell). For example, it may prevent dissolution of nickel (nano)structures during deposition of a MnO x cathode precursor material layer, for example by anodic electrodeposition, and/or it may improve the resistance of nickel (nano)structures against oxidation during later thermal treatments, such as for example annealing for activating the layer of cathode precursor material.
  • a method according to embodiments of the sixth aspect of the present disclosure may be used for conformally forming a layer of active cathode material on a structure comprising a plurality of spaced (nano)structures, e.g. on a plurality of spaced (nano)wires or a plurality of spaced (nano)tubes, e.g. as may be formed in accordance with a method 200 of the third aspect of the present disclosure, for example on a plurality of spaced (nano)structures formed of an electrically conductive transition metal.
  • Some examples of such a structure (three-dimensional substrate) are schematically illustrated in FIG. 11 , FIG. 12A , and FIG. 12B , but the present disclosure is not limited thereto.
  • an electrically conductive substrate is indicated. This includes at one hand substrates or structures entirely made of an electrically conductive material, and at the other hand also substrates or structures comprising different materials or different material layers, with an electrically conductive layer, such as for example a nickel layer, being exposed at a surface thereof.
  • An example of an electrically conductive substrate, more in particular a three-dimensional electrically conductive substrate on which layer of active cathode material may be formed in a sixth aspect of the present disclosure is schematically illustrated in FIG. 11 , FIG. 12A , and FIG. 12B .
  • FIG. 14 schematically shows an electrically conductive substrate 60 , after deposition 301 of an interlayer 41 according to a method of the sixth aspect of the present disclosure.
  • a method 300 comprises depositing 302 ( FIG. 13 ) a functional material precursor layer on the interlayer 41 .
  • the functional material precursor layer may for example be conformally deposited by potentiostatic or galvanic electrodeposition, such as anodic electrodeposition.
  • FIG. 15 illustrates the structure after conformal deposition 302 of a functional material precursor layer 42 on the interlayer 41 .
  • a conformally deposited layer is a layer with a uniform thickness, exactly following the topography of the underlying layer.
  • a method 300 comprises activating 302 ( FIG. 13 ) the functional material precursor layer 42 by annealing, to thereby form the layer of functional material 43 .
  • the resulting structure is schematically illustrated in FIG. 16 , showing the electrically conductive substrate 60 , in the example comprising a plurality of electrically conductive (nano)structures 61 , being conformally coated with a layer of functional material 43 , the layer of functional material 43 being provided over the interlayer 41 .
  • the functional material precursor layer 42 may for example be a layer of cathode precursor material, for example comprising manganese oxide, manganese dioxide, cobalt oxide, manganese nickel oxide, iron phosphate.
  • the layer of functional material 43 may for example be a layer of active cathode material, for example comprising lithium manganese oxide, lithium cobalt oxide, lithium iron phosphate, or lithium sulphide, the present disclosure not being limited thereto.
  • depositing 302 a layer of cathode precursor material 42 on the interlayer 41 may comprise depositing a manganese dioxide (MnO 2 ) layer on the interlayer by applying a constant anodic current (e.g. in the range between 1 mA/cm 2 and 100 mA/cm 2 ) between the electrically conductive substrate and a metallic counter electrode, after immersing the substrate with the interlayer in a solution containing for example 0.1M to 10M MnSO 4 , e.g. 0.1M to 1M MnSO 4 , and 0.1M to 10M H 2 SO 4 , 0.1M to 1M H 2 SO 4 , at a temperature in the range between 20° C. and 100° C., e.g.
  • a layer of MnO x material deposited as described hereinabove typically has a porosity in the range between 10% and 80%. Such a porosity may allow for the accommodation of an ion precursor for activating the layer of cathode precursor material (MnO x ), such as for example a lithium containing precursor for conversion into lithiated manganese oxide. The porosity may allow for the accommodation of an electrolyte, which may be provided in a further process step.
  • Activating 302 the layer of cathode precursor material by annealing comprises activating the layer of cathode precursor material for ion insertion/extraction.
  • This annealing may be done in the presence of an ion containing precursor, such as for example a lithium containing precursor, a sodium containing precursor or a magnesium containing precursor, to thereby form a layer of active cathode material.
  • This activating step may for example comprise coating the layer of cathode precursor material with a lithium-containing precursor such as a lithium-containing salt and afterwards annealing, for example annealing at a temperature in the range between 250° C. and 600° C.
  • the formation of the NiO containing interlayer was found to show a self-terminating behavior.
  • the thickness of this interlayer was found to be limited to about 1 nm.
  • the interlayer 41 may prevent electro-oxidation of the underlying nickel substrate 40 during subsequent MnO x electroplating, while the deposition of MnO x by electroplating is still possible.
  • FIG. 17 shows potential transients as measured during galvanostatic deposition of a MnO x cathode precursor layer on Ni nano-mesh samples.
  • the samples used in the experiments comprise a 3.3 micrometer thick Ni nano-mesh layer on a TiN/Si wafer.
  • an interlayer 41 was provided on the Ni nano-mesh layer, by electrodeposition in a 0.4M sodium citrate solution at 30° C. and by subsequent application of an anodic current at 2.4 mA/cm 2 and 6 mA/cm 2 current density for 60 s each.
  • a Pt counter electrode was used.
  • the curve labeled (b) in FIG. 17 shows potential transients as measured on the Ni nano-mesh substrate covered with an interlayer 41 , according to an embodiment of the third aspect of the present disclosure.
  • the curve corresponds to the MnO x potential and illustrates MnO x deposition on the Ni nano-mesh substrate.
  • a SEM analysis did not show any visible degradation of the nano-mesh.
  • the curve labeled (a) in FIG. 17 shows potential transients as measured on the Ni nano-mesh substrate on which no interlayer was provided and wherein the Ni was thus exposed to the electroplating solution. It corresponds to the potential of Ni dissolution.
  • a SEM analysis showed degradation of the Ni nano-mesh, and did not reveal any MnO x deposition.
  • FIG. 18 shows results of cyclic voltammetry experiments.
  • samples comprising a planar 150 nm thick Ni layer provided by Physical Vapor Deposition on top of a 150 nm thick TiN layer on a Si wafer were used.
  • the sample labeled (a) in FIG. 18 was cleaned with acetone and IPA and dried with N 2
  • the sample labeled (b) was cleaned with 20% HCl, water and IPA and dried with N 2 .
  • An interlayer was subsequently provided on sample (b) by electrochemical deposition.
  • An anodic current of 6 mA/cm 2 was passed through the nickel layer immersed in a sodium citrate bath at 30° C., for 180 s.
  • NiO/Ni(OH) 2 possibly functionalized with citrate moieties, formed on the surface of nickel layer: Ni+3H 2 O ⁇ NiO+2e ⁇ +2H 3 O + .
  • a platinum mesh was used as a counter electrode and Ag/AgCl (3M KCL) was used as a reference electrode.
  • the solution consisted of 0.3M MnSO 4 and 0.55M H 2 SO 4 .
  • Curves labeled (a) correspond to a structure without an interlayer being provided before deposition of the MnO x layer
  • curves labeled (b) correspond to a structure having an interlayer provided thereon before deposition of the MnO x layer, in accordance with an embodiment of the third aspect of the present disclosure.
  • nickel dissolution peaks between ⁇ 0.1V and 0.3V can clearly be seen for sample (a) without an interlayer being provided on the nickel electrode, and no nickel dissolution is visible for sample (b) having a NiO interlayer between the nickel electrode and the MnO x active cathode material. No MnO x deposition was observed for sample (a). This illustrates that the anodic dissolution of nickel in the acidic medium is more thermodynamically and kinetically favorable than deposition of MnO x .
  • the interlayer 41 may further protect the underlying metal, e.g. nickel, for oxidation during later annealing steps.
  • the step of activating 303 the layer of cathode precursor material 42 may comprise lithiation (activation for lithium insertion/extraction), resulting in conversion of the cathode precursor material (e.g. MnO x ) to a lithium-containing active cathode material (e.g. manganese oxide (LMO)).
  • the lithiation may comprise an electrochemical conversion or a solid-state conversion.
  • the lithiation step may for example comprise coating the MnO x layer with a lithium-containing salt (e.g.
  • Nickel oxide is a p-type semiconductor and thus is not suitable as a material for a battery current collector, which should be conductive for both negative and positive currents.
  • Embodiments according to the sixth aspect of the present disclosure may include an interlayer that forms an effective oxygen diffusion barrier which shields the underlying metal, e.g. nickel, from oxidation, e.g. by the active cathode material precursors, e.g. MnO x precursors.
  • the interlayer may be a thin layer, e.g. having at thickness smaller than 30 nm, e.g. smaller than 5 nm, in view of not adding excessive volume to the electrode and to have reasonable electronic conductance.
  • the interlayer can for example consist of nickel oxide as described above, or it can consist of a transition metal such as titanium or chromium, or a noble metal such as ruthenium, gold, or platinum.
  • the interlayer may also be formed with oxides of such metals.
  • the metal or metal oxide interlayers may be coated on (nano) structures, e.g. nickel (nano)structures, either by electrodeposition or by gas phase methods such as ALD (Atomic Layer Deposition) or CVD (Chemical Vapor Deposition).
  • the interlayer can in general be deposited by various methods, such as but not limited to, electrodeposition, physical vapor deposition, chemical vapor deposition, or atomic layer deposition.
  • Atomic layer deposition may yield the highest conformality of the deposited interlayer on high aspect ratio surfaces and may thus for that reason be used.
  • an additional step of annealing in a reducing atmosphere e.g. H 2 /Ar, forming gas
  • a reducing atmosphere e.g. H 2 /Ar, forming gas
  • a spinel LiMn 2 O 4 layer of active cathode material may be formed.
  • the substrate with deposited MnO x may be immersed in a solution containing lithium salts such as 0.1M to 3M LiOH or LiNO 3 or Li 2 CO 3 , and subjected to spin coating for removal of excess solution.
  • an annealing step e.g. at 350° C., may be done to form spinel phase LiMn 2 O 4 .
  • the excess of lithium salt may be further removed by washing in water.
  • the so-formed active material typically has a porosity between 10% and 80% and may allow accommodating a volume of later provided electrolyte material.
  • the present disclosure relates to a method for fabricating a solid-state battery cell, wherein the method comprises forming a plurality of electrically conductive (nano)structures according to an embodiment of the third aspect of the present disclosure, and forming a first layer of active electrode material on the plurality of electrically conductive structures, wherein the first layer of active electrode material conformally coats surfaces of the plurality of electrically conductive structures.
  • a solid electrolyte layer is deposited over the layer of active electrode material, and a second layer of active anode material is formed over the solid electrolyte layer.
  • One of the first layer of active electrode material and the second layer of active electrode material forms a cathode layer and the other one forms an anode layer of the solid-state battery cell.
  • a current collector layer may be deposited over the second layer of active electrode material.
  • the substrate comprises an electrically conductive layer.
  • the substrate may consist of an electrically conductive layer, such as for example a metal foil, e.g. an aluminum, copper, chromium, or nickel foil.
  • the plurality of spaced electrically conductive (nano)structures may for example comprise (nano)wires or (nano)tubes.
  • the plurality of spaced electrically conductive (nano)structures may for example comprise nickel, aluminum, copper, or chromium and they may have a longitudinal direction oriented substantially orthogonal to the substrate surface.
  • the cathode material may for example contain manganese (di)oxide (e.g.
  • lithium manganese oxide e.g. LiMn 2 O 4 , LiMnO 2 , or Li 2 MnO 3
  • lithium manganese nickel oxide lithium cobalt oxide (e.g. LiCoO 2 or LiCo 2 O 4 ), lithium nickel oxide (e.g. LiNiO 2 ), cobalt (II,III) oxide
  • lithium manganese phosphate e.g. LiMnPO 4
  • lithium iron phosphate e.g. LiFePO 4
  • lithium cobalt phosphate e.g. LiCoPO 4
  • lithium sulfide e.g. Li 2 S
  • lithium titanium sulfide e.g.
  • the layer of active anode material may for example comprise lithium titanium oxide (e.g. Li 4 Ti 5 O 12 ), metallic lithium, titanium dioxide, vanadium pentoxide, silicon, graphite, manganese(II) monoxide, metallic magnesium, metallic sodium, metallic potassium, metallic germanium or metallic tin. In some embodiments, it may be formed by a method according to an embodiment of the third aspect of the present disclosure.
  • the current collector layer may for example comprise metallic lithium or a foil of nickel, aluminum, copper, chromium, or zinc, the present disclosure not being limited thereto.
  • a solid electrolyte layer is deposited over the first layer of active electrode material.
  • the solid electrolyte layer may be deposited conformally over the first layer of active electrode material or it may be deposited non-conformally, such as for example with an upper surface that is substantially flat and substantially parallel to the substrate surface.
  • a combination of a conformally coated solid electrolyte layer and a non-conformally coated solid electrolyte layer may be used.
  • a first solid electrolyte layer may be conformally deposited over the first layer of active electrode material and next a second solid electrolyte layer may be non-conformally deposited over the first solid electrolyte layer.
  • Deposition of a solid electrolyte layer may for example be done using electrodeposition, by drop casting an electrolyte precursor solution and spin coating the excess of the precursor solution, or by vapor phase deposition such as atomic layer deposition.
  • the solid electrolyte layer may comprise lithium phosphorous oxynitride (LiPON) or a solid composite electrolyte (e.g. Li 2 S—P 2 S 5 ).
  • LiPON lithium phosphorous oxynitride
  • a solid LiPON electrolyte layer may for example be deposited by ALD cycling of lithium tert-butoxide, trimethylphosphate and water, with or without addition of nitrogen in the deposition chamber. This leads to impregnation of the cathode active material with the solid-state electrolyte.
  • a solid electrolyte layer for example having a thickness in the range between 50 nm and 1 micrometer may be deposited on top of the stack, e.g. by sputter coating or spin coating. Following the additional deposition, the stack may be subjected to a heat treatment, for example at a temperature in the range between 50° C. and 350° C., for enhanced gelification or sintering purposes.
  • a second layer of active electrode material is formed over the solid electrolyte layer.
  • the second layer of active electrode material may be deposited conformally over the solid electrolyte layer or it may be deposited non-conformally, such as for example with an upper surface that is substantially flat and substantially parallel to the substrate surface.
  • a combination of a conformally coated second layer of active electrode material and a non-conformally coated layer may be used.
  • Deposition of a second layer of active electrode material may for example be done using vapor phase deposition, such as DC sputtering, thermal evaporation, atomic layer deposition or chemical vapor deposition.
  • the second active electrode material may be metallic lithium.
  • the layer of metallic lithium may for example have a thickness in the range between 0.5 micrometer and 10 micrometers. It may for example be deposited by thermal evaporation of lithium onto the solid electrolyte layer.
  • the second layer of active electrode material may for example comprise spinel Li 4 Ti 5 O 12 or amorphous TiO 2 .
  • These active anode materials may for example be deposited by DC sputtering or ALD coating, followed by annealing (sintering), e.g. at a temperature in the range between 200° C. and 400° C.
  • a thin electrically conductive layer such as an aluminum layer or a nickel layer, e.g. having a thickness in the range between 50 nm and 1 micrometer, may be deposited on top of the layer of active anode material, for example by DC sputtering or thermal evaporation.
  • the battery cell thus obtained may be coated with a polymer layer such as a polydimethoxysilane (PDMS) layer or a poly(methyl methacrylate) layer, for example with a thickness in the range between 100 nm and 5 micrometer, to protect it from air and moisture.
  • a polymer layer such as a polydimethoxysilane (PDMS) layer or a poly(methyl methacrylate) layer, for example with a thickness in the range between 100 nm and 5 micrometer, to protect it from air and moisture.
  • the polymer layer may for example be applied by spin coating, blade coating, or drop casting, followed by curing at a temperature for example in the range between 20° C. and 150° C.
  • the present disclosure is related to a method for fabricating a solid-state battery cell, the method comprising: forming a plurality of spaced electrically conductive structures on a substrate; forming a first layer of active electrode material on the plurality of spaced electrically conductive structures according to a method of the sixth aspect of the present disclosure, wherein the first layer of active electrode material conformally coats surfaces of the plurality of electrically conductive structures; depositing a solid electrolyte layer over the first layer of active electrode material; and depositing a second layer of active electrode material over the solid electrolyte layer.
  • One of the first layer of active electrode material and the second layer of active electrode material forms a cathode layer and the other one forms an anode layer of the solid-state battery cell.
  • a current collector layer may be deposited over the second layer of active electrode material.
  • the present disclosure is related to a method for fabricating a solid-state battery.
  • a method according to the ninth aspect of the present disclosure comprises: fabricating a plurality of solid-state battery cells in accordance with an embodiment of the seventh or the eighth aspect of the present disclosure; and forming a stack of the plurality of solid-state battery cells with a solid electrolyte being provided in between neighboring solid-state battery cells.
  • the present disclosure is related to a solid-state battery cell.
  • An example of a solid-state battery cell according to an embodiment of the tenth aspect of the present disclosure is schematically illustrated in FIG. 19 .
  • the solid-state battery cell 80 comprises a plurality of spaced electrically conductive structures 70 .
  • FIG. 19 shows an embodiment wherein the plurality of spaced electrically conductive structures 70 is aligned along a direction substantially orthogonal to a substrate 10 on which those structures are provided.
  • FIG. 19 shows an embodiment wherein the plurality of spaced electrically conductive structures 70 is aligned along a direction substantially orthogonal to a substrate 10 on which those structures are provided.
  • FIG. 19 shows an embodiment wherein the plurality of spaced electrically conductive structures 70 is aligned along a direction substantially orthogonal to a substrate 10 on which those structures are provided.
  • FIG. 19 shows an embodiment wherein the plurality of spaced electrically conductive structures 70 is aligned along a direction substantially orthogonal to a substrate 10 on which
  • the plurality of spaced electrically conductive structures 70 is conformally coated with an interlayer 71 , the interlayer 71 being conformally coated with a first layer of active electrode material 72 .
  • the solid-state battery cell 80 further comprises a solid electrolyte layer 73 over the first layer of active electrode material 72 .
  • the solid electrolyte layer 73 is provided non-conformally and has an upper surface that is substantially flat and substantially parallel to a surface of the substrate 10 .
  • the solid-state battery cell 80 further comprises a second layer of active electrode material 74 over the solid electrolyte layer 73 .
  • the interlayer 71 may for example comprise a transition metal oxide layer, a noble metal layer, or a noble-metal oxide layer. It may for example have a thickness in the range between 0.5 nm and 30 nm.
  • One of the first layer of active electrode material 72 and the second layer of active electrode material 74 forms a cathode layer and the other one forms an anode layer of the solid-state battery cell 80 .
  • Battery cells of the tenth aspect of the present disclosure may further be stacked into batteries or battery packs, for example for increasing the delivered electrical potential or current of the device upon discharging.
  • the present disclosure relates to a solid-state battery comprising at least one solid-state battery cell in accordance with an embodiment of the tenth aspect of the present disclosure.
  • FIG. 20 schematically shows a cross section of an example of such a solid-state battery 90 .
  • the solid-state battery 90 comprises a single solid-state battery cell 80 corresponding to the example illustrated in FIG. 19 .
  • the present disclosure is not limited thereto.
  • a solid-state battery 90 in accordance with the eleventh aspect of the present disclosure may comprise more than one, for example two, for example a plurality of solid-state battery cells 80 (not illustrated).
  • the plurality of electrically conductive structures 70 have the function of a first current collector of the battery 90 .
  • the solid-state battery 90 further comprises a second current collector 75 over the second layer of active electrode material 74 , and an encapsulation layer 76 .
  • the present disclosure also relates to a device comprising patterned layers obtained using a method according to any of the embodiments as described above.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Engineering & Computer Science (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Sustainable Development (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Energy (AREA)
  • Inorganic Chemistry (AREA)
  • Nanotechnology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Cell Electrode Carriers And Collectors (AREA)
  • Inert Electrodes (AREA)
  • Battery Electrode And Active Subsutance (AREA)
  • Secondary Cells (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Composite Materials (AREA)
  • Catalysts (AREA)
  • Electrodes For Compound Or Non-Metal Manufacture (AREA)
  • Electric Double-Layer Capacitors Or The Like (AREA)
  • Fuel Cell (AREA)
US16/631,783 2017-07-18 2018-07-10 Transforming a Valve Metal Layer Into a Template Comprising a Plurality of Spaced (Nano)channels and Forming Spaced Structures Therein Abandoned US20200181792A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP17181782.8 2017-07-18
EP17181782 2017-07-18
PCT/EP2018/068683 WO2019016036A1 (en) 2017-07-18 2018-07-10 TRANSFORMING A VALVE METAL LAYER TO A MATRIX COMPRISING A PLURALITY OF (NANO) SPACED CHANNELS AND FORMATION OF SPACED STRUCTURES THEREIN

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2018/068683 A-371-Of-International WO2019016036A1 (en) 2017-07-18 2018-07-10 TRANSFORMING A VALVE METAL LAYER TO A MATRIX COMPRISING A PLURALITY OF (NANO) SPACED CHANNELS AND FORMATION OF SPACED STRUCTURES THEREIN

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US18/153,878 Division US11827992B2 (en) 2017-07-18 2023-01-12 Transforming a valve metal layer into a template comprising a plurality of spaced (nano)channels and forming spaced structures therein

Publications (1)

Publication Number Publication Date
US20200181792A1 true US20200181792A1 (en) 2020-06-11

Family

ID=59366291

Family Applications (5)

Application Number Title Priority Date Filing Date
US16/631,783 Abandoned US20200181792A1 (en) 2017-07-18 2018-07-10 Transforming a Valve Metal Layer Into a Template Comprising a Plurality of Spaced (Nano)channels and Forming Spaced Structures Therein
US16/616,804 Active 2038-12-12 US11618966B2 (en) 2017-07-18 2018-07-10 Porous solid materials and methods for fabrication
US16/631,767 Abandoned US20200181789A1 (en) 2017-07-18 2018-07-10 Forming a Layer of Functional Material on an Electrically Conductive Substrate
US16/631,657 Active US11028496B2 (en) 2017-07-18 2018-07-13 Fabrication of solid-state battery cells and solid-state batteries
US18/153,878 Active US11827992B2 (en) 2017-07-18 2023-01-12 Transforming a valve metal layer into a template comprising a plurality of spaced (nano)channels and forming spaced structures therein

Family Applications After (4)

Application Number Title Priority Date Filing Date
US16/616,804 Active 2038-12-12 US11618966B2 (en) 2017-07-18 2018-07-10 Porous solid materials and methods for fabrication
US16/631,767 Abandoned US20200181789A1 (en) 2017-07-18 2018-07-10 Forming a Layer of Functional Material on an Electrically Conductive Substrate
US16/631,657 Active US11028496B2 (en) 2017-07-18 2018-07-13 Fabrication of solid-state battery cells and solid-state batteries
US18/153,878 Active US11827992B2 (en) 2017-07-18 2023-01-12 Transforming a valve metal layer into a template comprising a plurality of spaced (nano)channels and forming spaced structures therein

Country Status (6)

Country Link
US (5) US20200181792A1 (zh)
EP (5) EP3431637A1 (zh)
JP (4) JP7177822B2 (zh)
KR (3) KR102462639B1 (zh)
CN (4) CN110997988B (zh)
WO (4) WO2019016036A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11618966B2 (en) 2017-07-18 2023-04-04 Imec Vzw Porous solid materials and methods for fabrication

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11569499B2 (en) * 2019-01-23 2023-01-31 StoreDot Ltd. Aerogel-based electrodes
CN114008813A (zh) 2019-04-01 2022-02-01 丰田自动车欧洲公司 金属-空气电池的3d有序纳米网
US20210193984A1 (en) * 2019-12-20 2021-06-24 Sion Power Corporation Systems and methods for fabricating lithium metal electrodes
KR20220086632A (ko) * 2020-03-09 2022-06-23 노벨리스 인크. 리튬 이온 배터리용 알루미늄 애노드 집전체
EP3904561A1 (de) * 2020-04-27 2021-11-03 RENA Technologies Austria GmbH Verfahren zur herstellung von mikro- und nanostrukturen
CN111834637B (zh) * 2020-07-24 2022-03-22 江西理工大学 一种具有多通道柔性集流体结构降内阻的柔性锂离子电池及其制备方法
KR102404887B1 (ko) * 2020-09-28 2022-06-07 재단법인대구경북과학기술원 전도성 고분자를 이용한 나노 섬유 메쉬 생체 전극 및 이의 제조방법
EP3974562A1 (en) 2020-09-28 2022-03-30 Imec VZW Electrochemical process for forming a solid electrolyte
FR3114514A1 (fr) * 2020-09-29 2022-04-01 Commissariat A L Energie Atomique Et Aux Energies Alternatives Utilisation d’aérogel à base de nanofils métalliques en tant que matériau filtrant pour le traitement de l’air, Cartouche à électrodes associée, Système de traitement de l’air associé.
KR20220069617A (ko) * 2020-11-20 2022-05-27 삼성전자주식회사 이차전지
US20220293927A1 (en) * 2021-03-03 2022-09-15 U.S. Army Combat Capabilities Development Command, Army Research Laboratory Electrolyte and Electrode Materials for Rechargeable Lithium Batteries
WO2023196493A1 (en) * 2022-04-07 2023-10-12 Board Of Regents, The University Of Texas System Tool and processes for electrochemical etching
WO2023201063A1 (en) * 2022-04-15 2023-10-19 University Of Maryland, College Park Conformal solid-state batteries and methods for producing and using the same
CN115020689B (zh) * 2022-08-08 2022-10-25 溧阳天目先导电池材料科技有限公司 用于二次锂电池的纳米硅碳复合材料及其制备方法和应用

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011179103A (ja) * 2010-03-04 2011-09-15 Kogakuin Univ 多孔質材料の製造方法

Family Cites Families (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5176137A (ja) * 1974-12-27 1976-07-01 Mitsubishi Electric Corp Yokyokusankashorihoho
JPS5314114A (en) 1976-07-26 1978-02-08 Hitachi Ltd Porous material
US4189357A (en) * 1978-10-10 1980-02-19 Kerr-Mcgee Corporation Method of treating a substrate material to form an electrode
US5069763A (en) * 1990-01-02 1991-12-03 Rudolf Hradcovsky Method of coating aluminum with vanadium oxides
US5277788A (en) * 1990-10-01 1994-01-11 Aluminum Company Of America Twice-anodized aluminum article having an organo-phosphorus monolayer and process for making the article
IL99216A (en) * 1991-08-18 1995-12-31 Yahalom Joseph Protective coating for metal parts to be used at high temperatures
US6139713A (en) * 1996-08-26 2000-10-31 Nippon Telegraph And Telephone Corporation Method of manufacturing porous anodized alumina film
JP4146978B2 (ja) * 1999-01-06 2008-09-10 キヤノン株式会社 細孔を有する構造体の製造方法、該製造方法により製造された構造体
US6540900B1 (en) 2001-10-16 2003-04-01 Kemet Electronics Corporation Method of anodizing aluminum capacitor foil for use in low voltage, surface mount capacitors
US6515368B1 (en) * 2001-12-07 2003-02-04 Advanced Micro Devices, Inc. Semiconductor device with copper-filled via includes a copper-zinc/alloy film for reduced electromigration of copper
US20050276743A1 (en) 2004-01-13 2005-12-15 Jeff Lacombe Method for fabrication of porous metal templates and growth of carbon nanotubes and utilization thereof
US20060289351A1 (en) * 2004-07-02 2006-12-28 The University Of Chicago Nanostructures synthesized using anodic aluminum oxide
JP5181413B2 (ja) 2005-09-13 2013-04-10 日立電線株式会社 電気化学装置用電極、固体電解質／電極接合体及びその製造方法
US20100219079A1 (en) * 2006-05-07 2010-09-02 Synkera Technologies, Inc. Methods for making membranes based on anodic aluminum oxide structures
JP2008144235A (ja) 2006-12-11 2008-06-26 Nippon Steel Corp ニッケル表面の酸化膜形成方法
WO2008116694A1 (en) * 2007-03-26 2008-10-02 Nv Bekaert Sa Substrate for lithium thin film battery
JP2008272912A (ja) * 2007-05-07 2008-11-13 Fujifilm Corp 微細構造体及びその製造方法
CN100553761C (zh) * 2007-07-18 2009-10-28 北京交通大学 一种有序碳载质子交换膜燃料电池催化剂及制备方法
JP2009074133A (ja) * 2007-09-20 2009-04-09 Fujifilm Corp 微細構造体
CN101246964B (zh) * 2008-01-31 2011-08-31 上海交通大学 质子交换膜燃料电池不锈钢双极板的表面改性方法
KR101590657B1 (ko) * 2008-02-22 2016-02-18 콜로라도 스테이트 유니버시티 리써치 파운데이션 리튬이온 배터리
US20090297913A1 (en) * 2008-03-25 2009-12-03 The University Of Georgia Research Foundation, Inc. Nanostructure-Enhanced stereo-electrodes for fuel cells and biosensors
JP4730405B2 (ja) * 2008-07-11 2011-07-20 トヨタ自動車株式会社 リチウムイオン電池の正電極板に用いる電池用電極箔、リチウムイオン電池用の正電極板、リチウムイオン電池、車両、電池搭載機器、リチウムイオン電池の正電極板に用いる電池用電極箔の製造方法、及び、リチウムイオン電池用の正電極板の製造方法
KR101550367B1 (ko) * 2008-12-08 2015-09-07 광주과학기술원 전도성 선형 구조체를 포함하는 전극 구조체, 그 제조방법 및 리튬이차전지
US9065139B2 (en) 2009-02-04 2015-06-23 National Institute Of Advanced Industrial Science And Technology Fiber electrode for lithium secondary battery, fabrication method therefor, and lithium secondary battery including fiber electrode
CN101581879A (zh) * 2009-05-27 2009-11-18 西安交通大学 一种用于纳米压印的软模板的制备方法
KR101130161B1 (ko) * 2009-06-29 2012-04-12 경상대학교산학협력단 3차원 나노 구조체 및 그의 제작 방법
CN101603193A (zh) * 2009-07-10 2009-12-16 中国科学院电工研究所 一种剥离阳极氧化铝膜的方法
US20140342236A1 (en) * 2009-08-04 2014-11-20 Ut-Battelle, Llc Scalable fabrication of one-dimensional and three-dimensional, conducting, nanostructured templates for diverse applications such as battery electrodes for next generation batteries
WO2011017392A1 (en) * 2009-08-04 2011-02-10 Ut-Battelle, Llc Vertically-aligned nanopillar array on biaxially-textured substrates for nanoelectronics and energy conversion applications
CN102021628A (zh) * 2009-09-11 2011-04-20 中国科学院兰州化学物理研究所 一种金属钛或钛合金超疏油表面的制备方法
CN101660187B (zh) * 2009-09-15 2011-08-10 中山大学 基于预成型阳极氧化铝的亚微米图形衬底制作方法
JP2013511130A (ja) * 2009-11-11 2013-03-28 アンプリウス、インコーポレイテッド 電極製造用の中間層
GB0922308D0 (en) * 2009-12-22 2010-02-03 Rolls Royce Plc Hydrophobic surface
CN101838835A (zh) * 2010-03-30 2010-09-22 同济大学 可直接用于电化学沉积的有序多孔氧化铝模板及制备方法
US9057144B2 (en) * 2010-07-30 2015-06-16 University Of Utah Research Foundation Nanostructured films and related methods
JP2012117144A (ja) * 2010-11-30 2012-06-21 Imec 正確に制御されたマスク陽極酸化のための方法
JP2012241224A (ja) 2011-05-18 2012-12-10 Kogakuin Univ 多孔質材料及びその製造方法
JP5970978B2 (ja) 2011-07-04 2016-08-17 日産自動車株式会社 電気デバイス用正極活物質、電気デバイス用正極及び電気デバイス
EP2562851A1 (en) * 2011-08-23 2013-02-27 Mustafa K. Ürgen Method for producing an electrode material comprising nanowires
KR101456963B1 (ko) * 2012-02-06 2014-11-04 주식회사 엘지화학 양극 활물질의 제조방법
US9114487B2 (en) * 2012-05-29 2015-08-25 Apple Inc. Components of an electronic device and methods for their assembly
CN102677129B (zh) 2012-06-13 2014-07-02 西北有色金属研究院 一种Ni基NiO纳米片阵列薄膜电极及其制备方法
FR3002219B1 (fr) * 2013-02-19 2015-04-10 Commissariat Energie Atomique Procede de fabrication d'une structure micromecanique et/ou nanomecanique comportant une surface poreuse
CN105431987A (zh) * 2013-07-22 2016-03-23 富士胶片株式会社 各向异性导电性部件的制造方法及各向异性导电性接合封装体的制造方法
JP6029764B2 (ja) 2013-08-30 2016-11-24 富士フイルム株式会社 金属充填微細構造体の製造方法
CN104370298B (zh) * 2013-12-20 2015-09-16 东北大学 一种纳米锂离子导体铝酸锂粉体的制备方法
US20150325477A1 (en) 2014-05-09 2015-11-12 Applied Materials, Inc. Super conformal metal plating from complexed electrolytes
EP2980014B1 (en) * 2014-07-31 2019-06-26 IMEC vzw Method for interconnected nanowire cluster formation using an Anodic Aluminium Oxide (AAO) template
CN104726920A (zh) * 2015-03-06 2015-06-24 西安电子科技大学 超薄通孔阳极氧化铝模板制备及其转移方法
JP2016195202A (ja) 2015-04-01 2016-11-17 住友電気工業株式会社 ヒートシンク及び電子機器
KR20160131226A (ko) * 2015-05-06 2016-11-16 숭실대학교산학협력단 다양한 범위의 소수성을 갖는 하이드로콜로이드의 제조방법
JP2016219171A (ja) 2015-05-18 2016-12-22 セイコーエプソン株式会社 電極体、電極体の製造方法、電極複合体および電池
CN104947167B (zh) * 2015-06-04 2017-05-10 电子科技大学 两面一致多孔阳极氧化铝纳米模板的制备方法
CN204825084U (zh) * 2015-06-24 2015-12-02 广州鹏辉能源科技股份有限公司 一种高安全性锂离子电池铝集流体的连续表面处理装置
KR101701314B1 (ko) * 2015-07-02 2017-02-02 고려대학교 산학협력단 양극산화된 금속산화물 나노다공성 템플레이트 제작방법
EP3162764B1 (en) * 2015-11-02 2018-04-04 IMEC vzw Methods for forming lithium manganese oxide layers
CN105316743B (zh) * 2015-12-08 2017-10-27 深圳拓扑精膜科技有限公司 一种大面积超薄阳极氧化铝多孔膜的制备方法
EP3431637A1 (en) 2017-07-18 2019-01-23 IMEC vzw Porous solid materials and methods for fabrication

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011179103A (ja) * 2010-03-04 2011-09-15 Kogakuin Univ 多孔質材料の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11618966B2 (en) 2017-07-18 2023-04-04 Imec Vzw Porous solid materials and methods for fabrication

Also Published As

Publication number Publication date
KR102611012B1 (ko) 2023-12-08
KR20200031562A (ko) 2020-03-24
JP7142649B2 (ja) 2022-09-27
CN110997988B (zh) 2023-06-16
WO2019016036A1 (en) 2019-01-24
WO2019016034A1 (en) 2019-01-24
EP3655571B1 (en) 2023-10-25
JP2020527649A (ja) 2020-09-10
EP3655570A1 (en) 2020-05-27
JP7212669B2 (ja) 2023-01-25
EP3655568B1 (en) 2023-05-24
JP2020528490A (ja) 2020-09-24
KR20200031564A (ko) 2020-03-24
KR102462639B1 (ko) 2022-11-04
CN110997986A (zh) 2020-04-10
KR20200031624A (ko) 2020-03-24
KR102486135B1 (ko) 2023-01-10
CN110997988A (zh) 2020-04-10
EP3655569B1 (en) 2023-11-01
EP3655568A1 (en) 2020-05-27
US20200194773A1 (en) 2020-06-18
US20230144037A1 (en) 2023-05-11
CN110997987B (zh) 2022-05-13
JP7177822B2 (ja) 2022-11-24
CN110997987A (zh) 2020-04-10
US11618966B2 (en) 2023-04-04
EP3655569A1 (en) 2020-05-27
JP2020527837A (ja) 2020-09-10
US20200181789A1 (en) 2020-06-11
WO2019016033A1 (en) 2019-01-24
JP2020527194A (ja) 2020-09-03
US20210174982A1 (en) 2021-06-10
EP3431637A1 (en) 2019-01-23
JP7281445B2 (ja) 2023-05-25
CN110914481A (zh) 2020-03-24
CN110914481B (zh) 2022-05-13
EP3655571A1 (en) 2020-05-27
CN110997986B (zh) 2022-11-15
US11028496B2 (en) 2021-06-08
WO2019016101A1 (en) 2019-01-24
KR20200031563A (ko) 2020-03-24
US11827992B2 (en) 2023-11-28

Similar Documents

Publication Publication Date Title
US11827992B2 (en) Transforming a valve metal layer into a template comprising a plurality of spaced (nano)channels and forming spaced structures therein
CN107710473B (zh) 制造高纵横比结构的装置和方法
US11858816B2 (en) Dendritic materials with hierarchical porosity
Timmermans et al. Electrodeposition of adherent submicron to micron thick manganese dioxide films with optimized current collector interface for 3D Li-ion electrodes
US9972827B2 (en) Method for producing 3D-structured thin films
US10374218B2 (en) Methods for forming lithium manganese oxide layers
KR101710421B1 (ko) 산화구리 나노막대/산화아연 나노가지로 구성된 광전극과 그 형성방법
KR102665943B1 (ko) 전기 전도성 기판 상에 기능성 재료의 층을 형성하는 방법
CN115246645A (zh) 基于不同层数的V2CTx材料的制备方法及电容器制备方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: KATHOLIEKE UNIVERSITEIT LEUVEN, KU LEUVEN R&D, BELGIUM

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZANKOWSKI, STANISLAW PIOTR;VEREECKEN, PHILIPPE M.;SIGNING DATES FROM 20200122 TO 20200124;REEL/FRAME:051642/0407

Owner name: IMEC VZW, BELGIUM

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZANKOWSKI, STANISLAW PIOTR;VEREECKEN, PHILIPPE M.;SIGNING DATES FROM 20200122 TO 20200124;REEL/FRAME:051642/0407

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: AWAITING TC RESP., ISSUE FEE NOT PAID

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION