TWI725619B - 圖案化金屬層之方法 - Google Patents

圖案化金屬層之方法 Download PDF

Info

Publication number
TWI725619B
TWI725619B TW108141301A TW108141301A TWI725619B TW I725619 B TWI725619 B TW I725619B TW 108141301 A TW108141301 A TW 108141301A TW 108141301 A TW108141301 A TW 108141301A TW I725619 B TWI725619 B TW I725619B
Authority
TW
Taiwan
Prior art keywords
layer
molybdenum
substrate
molybdenum layer
forming
Prior art date
Application number
TW108141301A
Other languages
English (en)
Chinese (zh)
Other versions
TW202025302A (zh
Inventor
歐卡藍 那拉馬蘇
魯多維 葛迪
王詣斐
晉欣 傅
Original Assignee
美商應用材料股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商應用材料股份有限公司 filed Critical 美商應用材料股份有限公司
Publication of TW202025302A publication Critical patent/TW202025302A/zh
Application granted granted Critical
Publication of TWI725619B publication Critical patent/TWI725619B/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/063—Manufacture or treatment of conductive parts of the interconnections by forming conductive members before forming protective insulating material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H10W20/089—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
    • H10P14/6502—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials
    • H10P14/6512—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials by exposure to a gas or vapour
    • H10P14/6514—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials by exposure to a gas or vapour by exposure to a plasma
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/262—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by physical means only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H10P50/267—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/60—Wet etching
    • H10P50/64—Wet etching of semiconductor materials
    • H10P50/642—Chemical etching
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/60—Wet etching
    • H10P50/66—Wet etching of conductive or resistive materials
    • H10P50/663—Wet etching of conductive or resistive materials by chemical means only
    • H10P50/667—Wet etching of conductive or resistive materials by chemical means only by liquid etching only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
    • H10W20/035—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics combinations of barrier, adhesion or liner layers, e.g. multi-layered barrier layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/054—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by selectively removing parts thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/063—Manufacture or treatment of conductive parts of the interconnections by forming conductive members before forming protective insulating material
    • H10W20/0633—Manufacture or treatment of conductive parts of the interconnections by forming conductive members before forming protective insulating material using subtractive patterning of the conductive members
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H10W20/084—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts for dual-damascene structures
    • H10W20/087—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts for dual-damascene structures involving multiple stacked pre-patterned masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
    • H10W20/095—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by irradiating with electromagnetic or particle radiation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
    • H10W20/097—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by thermally treating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4403—Conductive materials thereof based on metals, e.g. alloys, metal silicides
    • H10W20/4437—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being a transition metal
    • H10W20/4441—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being a transition metal the principal metal being a refractory metal
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302—Non-deposition formation processes
    • H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
    • H10P14/6314—Formation by oxidation, e.g. oxidation of the substrate of a metallic layer

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
TW108141301A 2018-11-30 2019-11-14 圖案化金屬層之方法 TWI725619B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201862773999P 2018-11-30 2018-11-30
US62/773,999 2018-11-30

Publications (2)

Publication Number Publication Date
TW202025302A TW202025302A (zh) 2020-07-01
TWI725619B true TWI725619B (zh) 2021-04-21

Family

ID=70853119

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108141301A TWI725619B (zh) 2018-11-30 2019-11-14 圖案化金屬層之方法

Country Status (6)

Country Link
EP (1) EP3888120A4 (https=)
JP (1) JP7507761B2 (https=)
KR (1) KR102779927B1 (https=)
CN (1) CN113169116A (https=)
TW (1) TWI725619B (https=)
WO (1) WO2020112237A1 (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022179680A1 (en) * 2021-02-24 2022-09-01 Imec Vzw A method for etching molybdenum
US12243769B2 (en) 2022-05-03 2025-03-04 Nanya Technology Corporation Method for preparing semiconductor device structure using nitrogen-containing pattern
US20240038541A1 (en) * 2022-07-27 2024-02-01 Applied Materials, Inc. Methods for removing molybdenum oxides from substrates
JP7821059B2 (ja) * 2022-07-29 2026-02-26 株式会社Ｓｃｒｅｅｎホールディングス 基板処理方法および基板処理装置
JP7812758B2 (ja) 2022-07-29 2026-02-10 株式会社Ｓｃｒｅｅｎホールディングス 基板処理方法および基板処理装置
JP7837241B2 (ja) * 2022-07-29 2026-03-30 株式会社Ｓｃｒｅｅｎホールディングス 基板処理方法および基板処理装置
JPWO2024048382A1 (https=) 2022-08-31 2024-03-07
US12543523B2 (en) 2023-10-20 2026-02-03 Applied Materials, Inc. Chlorine-free removal of molybdenum oxides from substrates

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWM286071U (en) * 2005-10-26 2006-01-21 Yun-Huei Wang Improved structure for distillation wine making machine
TW200706700A (en) * 2005-08-08 2007-02-16 Lg Philips Lcd Co Ltd Etchant composition, methods of patterning conductive layer and manufacturing flat panel display device using the same
TW200925324A (en) * 2007-12-07 2009-06-16 Nanya Technology Corp Etchant for metal alloy having hafnium and molybdenum, etching method using the etching solution and application therof
US20140273490A1 (en) * 2013-03-14 2014-09-18 Applied Materials, Inc. Method for improving cd micro-loading in photomask plasma etching
TW201841250A (zh) * 2017-01-20 2018-11-16 日商東京威力科創股份有限公司 電漿處理裝置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04111312A (ja) * 1990-08-31 1992-04-13 Mitsubishi Electric Corp 微細加工装置及び方法
US5350484A (en) * 1992-09-08 1994-09-27 Intel Corporation Method for the anisotropic etching of metal films in the fabrication of interconnects
JPH0897214A (ja) * 1994-09-29 1996-04-12 Nec Corp 半導体装置の製造方法
JPH08232083A (ja) * 1995-02-24 1996-09-10 Fuji Electric Co Ltd 表面弾性波デバイスの製造方法
US5972235A (en) * 1997-02-28 1999-10-26 Candescent Technologies Corporation Plasma etching using polycarbonate mask and low pressure-high density plasma
US8293430B2 (en) * 2005-01-27 2012-10-23 Applied Materials, Inc. Method for etching a molybdenum layer suitable for photomask fabrication
US20100320457A1 (en) 2007-11-22 2010-12-23 Masahito Matsubara Etching solution composition
JP2010056541A (ja) * 2008-07-31 2010-03-11 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JP2010165732A (ja) * 2009-01-13 2010-07-29 Hitachi Displays Ltd エッチング液及びこれを用いたパターン形成方法並びに液晶表示装置の製造方法
WO2016145337A1 (en) * 2015-03-11 2016-09-15 Exogenesis Corporation Method for neutral beam processing based on gas cluster ion beam technology and articles produced thereby
US8557710B2 (en) * 2011-09-01 2013-10-15 Tel Epion Inc. Gas cluster ion beam etching process for metal-containing materials
US20130335383A1 (en) * 2012-06-19 2013-12-19 Qualcomm Mems Technologies, Inc. Removal of molybdenum
CN105522684B (zh) * 2014-12-25 2018-11-09 比亚迪股份有限公司 一种金属-树脂复合体及其制备方法和一种电子产品外壳
US9449843B1 (en) * 2015-06-09 2016-09-20 Applied Materials, Inc. Selectively etching metals and metal nitrides conformally

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200706700A (en) * 2005-08-08 2007-02-16 Lg Philips Lcd Co Ltd Etchant composition, methods of patterning conductive layer and manufacturing flat panel display device using the same
TWM286071U (en) * 2005-10-26 2006-01-21 Yun-Huei Wang Improved structure for distillation wine making machine
TW200925324A (en) * 2007-12-07 2009-06-16 Nanya Technology Corp Etchant for metal alloy having hafnium and molybdenum, etching method using the etching solution and application therof
US20140273490A1 (en) * 2013-03-14 2014-09-18 Applied Materials, Inc. Method for improving cd micro-loading in photomask plasma etching
TW201841250A (zh) * 2017-01-20 2018-11-16 日商東京威力科創股份有限公司 電漿處理裝置

Also Published As

Publication number Publication date
EP3888120A1 (en) 2021-10-06
JP2022509816A (ja) 2022-01-24
WO2020112237A1 (en) 2020-06-04
KR102779927B1 (ko) 2025-03-10
KR20210087101A (ko) 2021-07-09
JP7507761B2 (ja) 2024-06-28
EP3888120A4 (en) 2022-11-02
TW202025302A (zh) 2020-07-01
CN113169116A (zh) 2021-07-23

Similar Documents

Publication Publication Date Title
TWI725619B (zh) 圖案化金屬層之方法
TWI287827B (en) Masking methods
KR101019356B1 (ko) Ｒｃ 지연을 감소를 위해 유전체층들에 에어갭을 형성하는 방법 및 장치
KR20100089902A (ko) 개선된 완전성, 성능 및 신뢰성을 갖는 집적회로 장치의 고수율 및 고 처리율 제조 방법
TW201926556A (zh) 半導體製作方法
US10901317B2 (en) Extreme ultraviolet (EUV) lithography patterning methods utilizing EUV resist hardening
US20160197160A1 (en) Method of forming spacers for a gate of a transistor
JP2006054251A (ja) 半導体装置の製造方法
US7144808B1 (en) Integration flow to prevent delamination from copper
JPH11251294A (ja) 半導体装置の製造方法
CN112447586B (zh) 半导体结构及其形成方法
JP2001189381A (ja) 半導体装置の製造方法
JP2007234667A (ja) 半導体装置の製造方法
JP4380414B2 (ja) 半導体装置の製造方法
CN115020335B (zh) 半导体结构的形成方法
KR100728958B1 (ko) 반도체 소자의 제조방법
KR100929750B1 (ko) 반도체 소자의 콘택홀 제조 방법
KR100913324B1 (ko) 반도체 장치의 실리사이드막 형성 방법
JP2006165330A (ja) 半導体装置の製造方法
KR100400305B1 (ko) Ｃｍｏｓ의 제조 방법
TW579571B (en) Method for manufacturing copper damascene structure
JP2000200833A (ja) 半導体装置の製造方法
TW522517B (en) Method of forming copper damascene structure on semiconductor substrate
TW526546B (en) Method for producing copper damascene structure having passivation layer
KR20090000427A (ko) 피모스 트랜지스터 제조방법

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees