TWI654718B - 半導體裝置的製造方法 - Google Patents
半導體裝置的製造方法Info
- Publication number
- TWI654718B TWI654718B TW104126403A TW104126403A TWI654718B TW I654718 B TWI654718 B TW I654718B TW 104126403 A TW104126403 A TW 104126403A TW 104126403 A TW104126403 A TW 104126403A TW I654718 B TWI654718 B TW I654718B
- Authority
- TW
- Taiwan
- Prior art keywords
- film
- field
- type
- insulating film
- gate electrode
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/50—EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/20—Programmable ROM [PROM] devices comprising field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0413—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having charge-trapping gate insulators, e.g. MNOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/22—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
- H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
- H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/49—Adaptable interconnections, e.g. fuses or antifuses
- H10W20/493—Fuses, i.e. interconnections changeable from conductive to non-conductive
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/21—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
Landscapes
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014-172680 | 2014-08-27 | ||
| JP2014172680A JP6401974B2 (ja) | 2014-08-27 | 2014-08-27 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201614772A TW201614772A (en) | 2016-04-16 |
| TWI654718B true TWI654718B (zh) | 2019-03-21 |
Family
ID=55403483
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW104126403A TWI654718B (zh) | 2014-08-27 | 2015-08-13 | 半導體裝置的製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US20160064533A1 (https=) |
| JP (1) | JP6401974B2 (https=) |
| CN (1) | CN105390448B (https=) |
| TW (1) | TWI654718B (https=) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9659953B2 (en) * | 2014-07-07 | 2017-05-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | HKMG high voltage CMOS for embedded non-volatile memory |
| JP6594261B2 (ja) * | 2016-05-24 | 2019-10-23 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| KR102607749B1 (ko) * | 2016-08-02 | 2023-11-29 | 에스케이하이닉스 주식회사 | 3차원 구조의 반도체 메모리 장치 |
| JP6889001B2 (ja) | 2017-03-30 | 2021-06-18 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| US10504912B2 (en) * | 2017-07-28 | 2019-12-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Seal method to integrate non-volatile memory (NVM) into logic or bipolar CMOS DMOS (BCD) technology |
| DE102018107908B4 (de) * | 2017-07-28 | 2023-01-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Verfahren zum Bilden eines integrierten Schaltkreises mit einer Versiegelungsschicht zum Bilden einer Speicherzellenstruktur in Logik- oder BCD-Technologie sowie ein integrierter Schaltkreis mit einer Dummy-Struktur an einer Grenze einer Vorrichtungsregion |
| JP2019102520A (ja) * | 2017-11-29 | 2019-06-24 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| CN115036325A (zh) | 2019-10-14 | 2022-09-09 | 长江存储科技有限责任公司 | 用于三维nand的位线驱动器的隔离的结构和方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070207575A1 (en) | 2006-03-01 | 2007-09-06 | Renesas Technology Corp. | Method of manufacturing a semiconductor device |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3941517B2 (ja) * | 2001-02-07 | 2007-07-04 | ソニー株式会社 | 半導体装置およびその製造方法 |
| KR100418928B1 (ko) * | 2001-10-24 | 2004-02-14 | 주식회사 하이닉스반도체 | 엠디엘 반도체 소자의 제조 방법 |
| JP2004039866A (ja) * | 2002-07-03 | 2004-02-05 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP2006210718A (ja) * | 2005-01-28 | 2006-08-10 | Renesas Technology Corp | 半導体装置の製造方法および半導体装置 |
| JP2007005646A (ja) * | 2005-06-24 | 2007-01-11 | Sony Corp | 半導体集積回路 |
| US8344446B2 (en) * | 2006-12-15 | 2013-01-01 | Nec Corporation | Nonvolatile storage device and method for manufacturing the same in which insulating film is located between first and second impurity diffusion regions but absent on first impurity diffusion region |
| US8361863B2 (en) * | 2008-11-13 | 2013-01-29 | Mosys, Inc. | Embedded DRAM with multiple gate oxide thicknesses |
| JP2010245160A (ja) * | 2009-04-02 | 2010-10-28 | Renesas Electronics Corp | 半導体装置の製造方法 |
| CN102593179A (zh) * | 2012-03-09 | 2012-07-18 | 上海宏力半导体制造有限公司 | Mos晶体管及其制造方法 |
| JP2015118974A (ja) * | 2013-12-17 | 2015-06-25 | シナプティクス・ディスプレイ・デバイス合同会社 | 半導体装置の製造方法 |
| JP6297860B2 (ja) * | 2014-02-28 | 2018-03-20 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
-
2014
- 2014-08-27 JP JP2014172680A patent/JP6401974B2/ja active Active
-
2015
- 2015-08-13 TW TW104126403A patent/TWI654718B/zh active
- 2015-08-17 US US14/828,046 patent/US20160064533A1/en not_active Abandoned
- 2015-08-27 CN CN201510535778.7A patent/CN105390448B/zh active Active
-
2016
- 2016-07-04 US US15/201,609 patent/US9685453B2/en not_active Expired - Fee Related
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070207575A1 (en) | 2006-03-01 | 2007-09-06 | Renesas Technology Corp. | Method of manufacturing a semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| US20160064533A1 (en) | 2016-03-03 |
| US20160315093A1 (en) | 2016-10-27 |
| TW201614772A (en) | 2016-04-16 |
| US9685453B2 (en) | 2017-06-20 |
| JP2016048710A (ja) | 2016-04-07 |
| CN105390448B (zh) | 2021-04-06 |
| JP6401974B2 (ja) | 2018-10-10 |
| CN105390448A (zh) | 2016-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI654718B (zh) | 半導體裝置的製造方法 | |
| JP7165236B2 (ja) | 半導体装置の製造方法 | |
| TWI657567B (zh) | 反或型快閃記憶體 | |
| JP4163610B2 (ja) | 不揮発性半導体記憶装置 | |
| JP4901325B2 (ja) | 半導体装置 | |
| JP6235901B2 (ja) | 半導体装置 | |
| JP6407644B2 (ja) | 半導体装置の製造方法 | |
| JP2010245160A (ja) | 半導体装置の製造方法 | |
| TW201349464A (zh) | 非揮發性記憶單元與其形成方法與半導體元件 | |
| JP2007234861A (ja) | 半導体装置の製造方法 | |
| JP6385873B2 (ja) | 半導体装置およびその製造方法 | |
| CN106469733B (zh) | 半导体装置的制造方法 | |
| US20200083237A1 (en) | Transistor device, memory arrays, and methods of forming the same | |
| JP2017045793A (ja) | 半導体装置およびその製造方法 | |
| JP6420614B2 (ja) | 半導体装置の製造方法 | |
| TWI390713B (zh) | 非揮發性半導體記憶裝置及其製造方法 | |
| JP4825541B2 (ja) | 半導体装置の製造方法 | |
| JP6739327B2 (ja) | 半導体装置 | |
| JP2012216857A (ja) | 半導体装置の製造方法 | |
| JP5732574B2 (ja) | 半導体装置の製造方法 | |
| TWI800881B (zh) | 半導體裝置、其製造方法及記憶裝置 | |
| JP2007208152A (ja) | 半導体装置およびその製造方法 |