TWI625789B - 矽 Wafer manufacturing method - Google Patents

矽 Wafer manufacturing method Download PDF

Info

Publication number
TWI625789B
TWI625789B TW105100715A TW105100715A TWI625789B TW I625789 B TWI625789 B TW I625789B TW 105100715 A TW105100715 A TW 105100715A TW 105100715 A TW105100715 A TW 105100715A TW I625789 B TWI625789 B TW I625789B
Authority
TW
Taiwan
Prior art keywords
wafer
processed
heat treatment
tantalum wafer
temperature
Prior art date
Application number
TW105100715A
Other languages
English (en)
Chinese (zh)
Other versions
TW201639036A (zh
Inventor
鈴木克佳
竹野博
江原幸治
Original Assignee
信越半導體股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 信越半導體股份有限公司 filed Critical 信越半導體股份有限公司
Publication of TW201639036A publication Critical patent/TW201639036A/zh
Application granted granted Critical
Publication of TWI625789B publication Critical patent/TWI625789B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3225Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B15/00Single-crystal growth by pulling from a melt, e.g. Czochralski method
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/06Silicon
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/02Heat treatment
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/08Etching
    • C30B33/12Etching in gas atmosphere or plasma
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H10P34/00
    • H10P36/00
    • H10P95/90

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Plasma & Fusion (AREA)
  • Health & Medical Sciences (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Toxicology (AREA)
  • Thermal Sciences (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
TW105100715A 2015-02-19 2016-01-11 矽 Wafer manufacturing method TWI625789B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015030213A JP6044660B2 (ja) 2015-02-19 2015-02-19 シリコンウェーハの製造方法
JP2015-030213 2015-02-19

Publications (2)

Publication Number Publication Date
TW201639036A TW201639036A (zh) 2016-11-01
TWI625789B true TWI625789B (zh) 2018-06-01

Family

ID=56689388

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105100715A TWI625789B (zh) 2015-02-19 2016-01-11 矽 Wafer manufacturing method

Country Status (7)

Country Link
US (1) US10297463B2 (enExample)
JP (1) JP6044660B2 (enExample)
KR (1) KR102317547B1 (enExample)
CN (1) CN107210223B (enExample)
DE (1) DE112016000465B4 (enExample)
TW (1) TWI625789B (enExample)
WO (1) WO2016132661A1 (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017058152A1 (en) * 2015-09-29 2017-04-06 Kimberly-Clark Worldwide, Inc. Materials that shrink in one dimension and expand in another dimension
JP6810591B2 (ja) * 2016-12-12 2021-01-06 株式会社Screenホールディングス シリコン基板の熱処理方法
DE102016225138A1 (de) * 2016-12-15 2018-06-21 Siltronic Ag Halbleiterscheibe aus einkristallinem Silizium und Verfahren zur Herstellung einer Halbleiterscheibe aus einkristallinem Silizium
JP6731161B2 (ja) * 2017-04-26 2020-07-29 信越半導体株式会社 シリコン単結晶の欠陥領域特定方法
CN109576795A (zh) * 2017-09-29 2019-04-05 胜高股份有限公司 硅外延晶片的制备方法
CN109576796A (zh) * 2017-09-29 2019-04-05 胜高股份有限公司 硅外延晶片的制备方法
JP7057122B2 (ja) * 2017-12-22 2022-04-19 グローバルウェーハズ・ジャパン株式会社 金属汚染評価方法
JP6897598B2 (ja) * 2018-02-16 2021-06-30 信越半導体株式会社 シリコン単結晶ウェーハの熱処理方法
DE102018203945B4 (de) 2018-03-15 2023-08-10 Siltronic Ag Verfahren zur Herstellung von Halbleiterscheiben
KR102741720B1 (ko) * 2019-04-16 2024-12-11 신에쯔 한도타이 가부시키가이샤 실리콘 단결정 웨이퍼의 제조방법 및 실리콘 단결정 웨이퍼
JP7207204B2 (ja) * 2019-07-02 2023-01-18 信越半導体株式会社 炭素ドープシリコン単結晶ウェーハの製造方法
CN110571172A (zh) * 2019-09-06 2019-12-13 大同新成新材料股份有限公司 一种硅晶圆制造方法及制造装置
EP4151782B1 (de) * 2021-09-16 2024-02-21 Siltronic AG Verfahren zur herstellung einer halbleiterscheibe aus einkristallinem silizium und halbleiterscheibe aus einkristallinem silizium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090242843A1 (en) * 2006-06-20 2009-10-01 Shin-Etsu Handotai Co., Ltd Method for Manufacturing Silicon Wafer and Silicon Wafer Manufactured by this Method
US20100105191A1 (en) * 2007-02-26 2010-04-29 Shin-Etsu Handotai Co., Ltd. Method for manufacturing silicon single crystal wafer
US20120001301A1 (en) * 2009-04-13 2012-01-05 Shin-Etsu Handotai Co., Ltd. Annealed wafer, method for producing annealed wafer and method for fabricating device
US20130093060A1 (en) * 2010-07-14 2013-04-18 Shin-Etsu Handotai Co., Ltd. Method for producing silicon wafer and silicon wafer

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS503009B1 (enExample) 1968-12-19 1975-01-30
US6485807B1 (en) 1997-02-13 2002-11-26 Samsung Electronics Co., Ltd. Silicon wafers having controlled distribution of defects, and methods of preparing the same
KR20040102230A (ko) 1997-04-09 2004-12-03 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 저결함밀도, 이상적 산소침전 실리콘
US5882989A (en) 1997-09-22 1999-03-16 Memc Electronic Materials, Inc. Process for the preparation of silicon wafers having a controlled distribution of oxygen precipitate nucleation centers
KR100378184B1 (ko) 1999-11-13 2003-03-29 삼성전자주식회사 제어된 결함 분포를 갖는 실리콘 웨이퍼, 그의 제조공정및 단결정 실리콘 잉곳의 제조를 위한 초크랄스키 풀러
JP4720058B2 (ja) * 2000-11-28 2011-07-13 株式会社Sumco シリコンウェーハの製造方法
JP2003297839A (ja) * 2002-04-03 2003-10-17 Sumitomo Mitsubishi Silicon Corp シリコンウエーハの熱処理方法
JP4699675B2 (ja) * 2002-10-08 2011-06-15 信越半導体株式会社 アニールウェーハの製造方法
US20080292523A1 (en) * 2007-05-23 2008-11-27 Sumco Corporation Silicon single crystal wafer and the production method
JP5211550B2 (ja) * 2007-05-25 2013-06-12 株式会社Sumco シリコン単結晶ウェーハの製造方法
JP5613994B2 (ja) * 2009-04-14 2014-10-29 株式会社Sumco シリコンウェーハおよびその製造方法
EP2412849B1 (en) * 2009-03-25 2016-03-23 SUMCO Corporation Silicon wafer and method for manufacturing same
JP5572569B2 (ja) 2011-02-24 2014-08-13 信越半導体株式会社 シリコン基板の製造方法及びシリコン基板

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090242843A1 (en) * 2006-06-20 2009-10-01 Shin-Etsu Handotai Co., Ltd Method for Manufacturing Silicon Wafer and Silicon Wafer Manufactured by this Method
US20100105191A1 (en) * 2007-02-26 2010-04-29 Shin-Etsu Handotai Co., Ltd. Method for manufacturing silicon single crystal wafer
US20120001301A1 (en) * 2009-04-13 2012-01-05 Shin-Etsu Handotai Co., Ltd. Annealed wafer, method for producing annealed wafer and method for fabricating device
US20130093060A1 (en) * 2010-07-14 2013-04-18 Shin-Etsu Handotai Co., Ltd. Method for producing silicon wafer and silicon wafer

Also Published As

Publication number Publication date
US10297463B2 (en) 2019-05-21
JP2016152370A (ja) 2016-08-22
DE112016000465B4 (de) 2022-01-27
DE112016000465T5 (de) 2017-09-28
US20180247830A1 (en) 2018-08-30
KR102317547B1 (ko) 2021-10-27
KR20170117418A (ko) 2017-10-23
TW201639036A (zh) 2016-11-01
JP6044660B2 (ja) 2016-12-14
CN107210223B (zh) 2020-08-21
WO2016132661A1 (ja) 2016-08-25
CN107210223A (zh) 2017-09-26

Similar Documents

Publication Publication Date Title
TWI625789B (zh) 矽 Wafer manufacturing method
JP5239155B2 (ja) シリコンウエーハの製造方法
JP5578172B2 (ja) アニールウエーハの製造方法およびデバイスの製造方法
TWI402919B (zh) Single crystal silicon wafer manufacturing method
KR101822479B1 (ko) 실리콘 웨이퍼의 제조 방법
TWI471940B (zh) Silicon substrate manufacturing method and silicon substrate
TWI534310B (zh) Silicon substrate manufacturing method and silicon substrate
JP7188299B2 (ja) 炭素ドープシリコン単結晶ウェーハ及びその製造方法
US20130078588A1 (en) Method for heat-treating silicon wafer
JP6118765B2 (ja) シリコン単結晶ウェーハの熱処理方法
TWI623018B (zh) 矽晶圓的製造方法
JP7207204B2 (ja) 炭素ドープシリコン単結晶ウェーハの製造方法
JP7051560B2 (ja) シリコンウェーハの熱処理方法
CN107154353B (zh) 晶圆热处理的方法
JPH09263499A (ja) 半導体の製造方法
JP2005272239A (ja) シリコン単結晶基板の製造方法