TWI601217B - 包含積體電路(ic)封裝體之間的可撓連接件的積體裝置 - Google Patents

包含積體電路(ic)封裝體之間的可撓連接件的積體裝置 Download PDF

Info

Publication number
TWI601217B
TWI601217B TW106103767A TW106103767A TWI601217B TW I601217 B TWI601217 B TW I601217B TW 106103767 A TW106103767 A TW 106103767A TW 106103767 A TW106103767 A TW 106103767A TW I601217 B TWI601217 B TW I601217B
Authority
TW
Taiwan
Prior art keywords
package
dielectric layer
integrated circuit
die
flexible connector
Prior art date
Application number
TW106103767A
Other languages
English (en)
Chinese (zh)
Other versions
TW201735193A (zh
Inventor
魏弘博
李載植
金東旭
Original Assignee
高通公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 高通公司 filed Critical 高通公司
Application granted granted Critical
Publication of TWI601217B publication Critical patent/TWI601217B/zh
Publication of TW201735193A publication Critical patent/TW201735193A/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5387—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
    • H01L25/0652—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)
TW106103767A 2016-02-10 2017-02-06 包含積體電路(ic)封裝體之間的可撓連接件的積體裝置 TWI601217B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US15/040,881 US9633950B1 (en) 2016-02-10 2016-02-10 Integrated device comprising flexible connector between integrated circuit (IC) packages

Publications (2)

Publication Number Publication Date
TWI601217B true TWI601217B (zh) 2017-10-01
TW201735193A TW201735193A (zh) 2017-10-01

Family

ID=58057302

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106103767A TWI601217B (zh) 2016-02-10 2017-02-06 包含積體電路(ic)封裝體之間的可撓連接件的積體裝置

Country Status (9)

Country Link
US (1) US9633950B1 (enExample)
EP (1) EP3414776B1 (enExample)
JP (1) JP6956095B2 (enExample)
KR (1) KR20180111840A (enExample)
CN (1) CN108604585B (enExample)
AU (1) AU2017217375A1 (enExample)
BR (1) BR112018016132B1 (enExample)
TW (1) TWI601217B (enExample)
WO (1) WO2017139285A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11581261B2 (en) * 2018-06-12 2023-02-14 Novatek Microelectronics Corp. Chip on film package
US11342268B2 (en) * 2020-01-29 2022-05-24 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor devices and methods of manufacturing semiconductor devices
US12074077B2 (en) * 2020-11-19 2024-08-27 Apple Inc. Flexible package architecture concept in fanout

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090016033A1 (en) * 2007-07-12 2009-01-15 Seng Guan Chow Integrated circuit package system with flexible substrate and mounded package
US20090090541A1 (en) * 2007-10-04 2009-04-09 Phoenix Precision Technology Corporation Stacked semiconductor device and fabricating method thereof

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4246595A (en) * 1977-03-08 1981-01-20 Matsushita Electric Industrial Co., Ltd. Electronics circuit device and method of making the same
JP3280394B2 (ja) * 1990-04-05 2002-05-13 ロックヒード マーティン コーポレーション 電子装置
US5527741A (en) * 1994-10-11 1996-06-18 Martin Marietta Corporation Fabrication and structures of circuit modules with flexible interconnect layers
WO2000065888A1 (fr) 1999-04-22 2000-11-02 Rohm Co., Ltd. Carte de circuit imprime, bloc batterie et procede de fabrication de carte de circuit imprime
FR2793352B1 (fr) 1999-05-07 2006-09-22 Sagem Composant electrique a nappe souple de conducteurs de raccordement
US6940729B2 (en) 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
AU2003279215A1 (en) 2002-10-11 2004-05-04 Tessera, Inc. Components, methods and assemblies for multi-chip packages
US6862191B1 (en) * 2003-08-19 2005-03-01 Cardiac Pacemakers, Inc. Volumetrically efficient electronic circuit module
US20060033217A1 (en) * 2004-08-10 2006-02-16 Brian Taggart Flip-chips on flex substrates, flip-chip and wire-bonded chip stacks, and methods of assembling same
KR100659826B1 (ko) 2005-12-20 2006-12-19 삼성에스디아이 주식회사 배터리 팩의 회로 기판
DE102006004321A1 (de) * 2006-01-31 2007-08-16 Häusermann GmbH Biegbare Leiterplatte mit zusätzlichem funktionalem Element und einer Kerbfräsung und Herstellverfahren und Anwendung
JP2008034433A (ja) * 2006-07-26 2008-02-14 Cmk Corp リジッドフレックスプリント配線板の製造方法及びリジッドフレックスプリント配線板
WO2008036726A2 (en) 2006-09-19 2008-03-27 Ibiden Co., Ltd. Optical interconnect device and method for manufacturing the same
JP4975584B2 (ja) * 2007-10-26 2012-07-11 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法。
KR20090078124A (ko) * 2008-01-14 2009-07-17 한국광기술원 연성 광전배선을 이용한 시스템 패키지 및 그의 신호 처리방법
FI122216B (fi) * 2009-01-05 2011-10-14 Imbera Electronics Oy Rigid-flex moduuli
US20110194240A1 (en) * 2010-02-05 2011-08-11 Broadcom Corporation Waveguide assembly and applications thereof
KR101078743B1 (ko) 2010-04-14 2011-11-02 주식회사 하이닉스반도체 스택 패키지
US9190380B2 (en) * 2012-12-06 2015-11-17 Intel Corporation High density substrate routing in BBUL package
JP2014192476A (ja) 2013-03-28 2014-10-06 Fujitsu Ltd プリント基板の半田実装方法及び半田実装構造
KR102135415B1 (ko) 2013-06-28 2020-07-17 엘지이노텍 주식회사 회로기판 및 상기 회로기판을 포함하는 조명장치
WO2015166588A1 (ja) * 2014-05-02 2015-11-05 株式会社メイコー 部品内蔵リジッドフレックス基板

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090016033A1 (en) * 2007-07-12 2009-01-15 Seng Guan Chow Integrated circuit package system with flexible substrate and mounded package
US20090090541A1 (en) * 2007-10-04 2009-04-09 Phoenix Precision Technology Corporation Stacked semiconductor device and fabricating method thereof

Also Published As

Publication number Publication date
JP6956095B2 (ja) 2021-10-27
BR112018016132A2 (pt) 2019-01-02
BR112018016132B1 (pt) 2022-09-20
JP2019510368A (ja) 2019-04-11
WO2017139285A1 (en) 2017-08-17
US9633950B1 (en) 2017-04-25
TW201735193A (zh) 2017-10-01
CN108604585B (zh) 2021-09-24
AU2017217375A1 (en) 2018-07-26
KR20180111840A (ko) 2018-10-11
CN108604585A (zh) 2018-09-28
EP3414776B1 (en) 2021-06-16
EP3414776A1 (en) 2018-12-19

Similar Documents

Publication Publication Date Title
US9633977B1 (en) Integrated device comprising flexible connector between integrated circuit (IC) packages
JP6679748B2 (ja) バックサイドドリリング埋込みダイ基板
CN107735860B (zh) 包括电容器、重分布层、和分立同轴连接的封装基板
TWI887373B (zh) 被配置作為位於板腔之上的遮罩件的貼片基板
JP6980530B2 (ja) 相互接続のスタックと、はんだレジスト層上の相互接続と、基板の側面部分上の相互接続とを備える基板
CN107004612B (zh) 在基板与管芯之间包括光敏填料的集成器件封装
US9401350B1 (en) Package-on-package (POP) structure including multiple dies
CN107534041B (zh) 包括集成电路器件封装之间的焊料连接的层叠封装(PoP)器件
US12400966B2 (en) Package comprising integrated devices and bridge coupling top sides of integrated devices
CN107690699A (zh) 具有焊接到管芯或基板的重分布层的高纵横比互连的集成电路封装及对应制造方法
US9355898B2 (en) Package on package (PoP) integrated device comprising a plurality of solder resist layers
TW202331958A (zh) 包括具有柱互連和具有空腔的阻焊層的襯底的封裝
CN115362550A (zh) 包括具有在阻焊层之上的互连路由线路的基板的封装件
WO2018175099A1 (en) Low profile integrated package
TWI601217B (zh) 包含積體電路(ic)封裝體之間的可撓連接件的積體裝置
TW202117996A (zh) 包括具有內部互連、介電層和傳導層的互連結構的整合元件
TW202240831A (zh) 用於功率分配網路（ｐｄｎ）效能提升的在基板之間包括被動元件的封裝
TW202211411A (zh) 包括嵌入在阻焊層中的互連的基板
CN107112310A (zh) 包括高性能封装间连接的层叠封装（pop）器件
JP2013110375A (ja) 半導体パッケージ及びこれを含む半導体パッケージモジュール
TW202230677A (zh) 包括嵌入阻焊層中的互連的基板
CN114503258A (zh) 包括管芯和管芯侧重分布层(rdl)的封装件
HK1260183B (zh) 包括集成电路(ic)封装之间的柔性连接器的集成器件
HK1260183A1 (en) Integrated device comprising flexible connector between integrated circuit (ic) packages
JP2025520136A (ja) 裏側配電網用に構成されたブリッジを有する基板を備えるパッケージ

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees