CN108604585B - 包括集成电路(ic)封装之间的柔性连接器的集成器件 - Google Patents

包括集成电路(ic)封装之间的柔性连接器的集成器件 Download PDF

Info

Publication number
CN108604585B
CN108604585B CN201780010368.8A CN201780010368A CN108604585B CN 108604585 B CN108604585 B CN 108604585B CN 201780010368 A CN201780010368 A CN 201780010368A CN 108604585 B CN108604585 B CN 108604585B
Authority
CN
China
Prior art keywords
package
integrated circuit
dielectric layer
integrated
flexible connector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201780010368.8A
Other languages
English (en)
Chinese (zh)
Other versions
CN108604585A (zh
Inventor
H·B·蔚
J·S·李
D·W·金
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN108604585A publication Critical patent/CN108604585A/zh
Application granted granted Critical
Publication of CN108604585B publication Critical patent/CN108604585B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5387Flexible insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92122Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
    • H01L25/0652Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)
CN201780010368.8A 2016-02-10 2017-02-07 包括集成电路(ic)封装之间的柔性连接器的集成器件 Active CN108604585B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/040,881 2016-02-10
US15/040,881 US9633950B1 (en) 2016-02-10 2016-02-10 Integrated device comprising flexible connector between integrated circuit (IC) packages
PCT/US2017/016864 WO2017139285A1 (en) 2016-02-10 2017-02-07 Integrated device comprising flexible connector between integrated circuit (ic) packages

Publications (2)

Publication Number Publication Date
CN108604585A CN108604585A (zh) 2018-09-28
CN108604585B true CN108604585B (zh) 2021-09-24

Family

ID=58057302

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201780010368.8A Active CN108604585B (zh) 2016-02-10 2017-02-07 包括集成电路(ic)封装之间的柔性连接器的集成器件

Country Status (9)

Country Link
US (1) US9633950B1 (enExample)
EP (1) EP3414776B1 (enExample)
JP (1) JP6956095B2 (enExample)
KR (1) KR20180111840A (enExample)
CN (1) CN108604585B (enExample)
AU (1) AU2017217375A1 (enExample)
BR (1) BR112018016132B1 (enExample)
TW (1) TWI601217B (enExample)
WO (1) WO2017139285A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11581261B2 (en) * 2018-06-12 2023-02-14 Novatek Microelectronics Corp. Chip on film package
US11342268B2 (en) * 2020-01-29 2022-05-24 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor devices and methods of manufacturing semiconductor devices
US12074077B2 (en) * 2020-11-19 2024-08-27 Apple Inc. Flexible package architecture concept in fanout

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007087981A1 (de) * 2006-01-31 2007-08-09 Häusermann GmbH Biegbare leiterplatte mit zusätzlichem funktionalem element und einer kerbfräsung und herstellverfahren und anwendung
CN101419957A (zh) * 2007-10-26 2009-04-29 恩益禧电子股份有限公司 半导体器件及其制造方法
CN101770959A (zh) * 2009-01-05 2010-07-07 伊姆贝拉电子有限公司 刚柔结合的组件和制造方法
CN102195111A (zh) * 2010-02-05 2011-09-21 美国博通公司 一种波导、波导组件和设备

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4246595A (en) * 1977-03-08 1981-01-20 Matsushita Electric Industrial Co., Ltd. Electronics circuit device and method of making the same
JP3280394B2 (ja) * 1990-04-05 2002-05-13 ロックヒード マーティン コーポレーション 電子装置
US5527741A (en) * 1994-10-11 1996-06-18 Martin Marietta Corporation Fabrication and structures of circuit modules with flexible interconnect layers
WO2000065888A1 (fr) 1999-04-22 2000-11-02 Rohm Co., Ltd. Carte de circuit imprime, bloc batterie et procede de fabrication de carte de circuit imprime
FR2793352B1 (fr) 1999-05-07 2006-09-22 Sagem Composant electrique a nappe souple de conducteurs de raccordement
US6940729B2 (en) 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
AU2003279215A1 (en) 2002-10-11 2004-05-04 Tessera, Inc. Components, methods and assemblies for multi-chip packages
US6862191B1 (en) * 2003-08-19 2005-03-01 Cardiac Pacemakers, Inc. Volumetrically efficient electronic circuit module
US20060033217A1 (en) * 2004-08-10 2006-02-16 Brian Taggart Flip-chips on flex substrates, flip-chip and wire-bonded chip stacks, and methods of assembling same
KR100659826B1 (ko) 2005-12-20 2006-12-19 삼성에스디아이 주식회사 배터리 팩의 회로 기판
JP2008034433A (ja) * 2006-07-26 2008-02-14 Cmk Corp リジッドフレックスプリント配線板の製造方法及びリジッドフレックスプリント配線板
WO2008036726A2 (en) 2006-09-19 2008-03-27 Ibiden Co., Ltd. Optical interconnect device and method for manufacturing the same
US8031475B2 (en) * 2007-07-12 2011-10-04 Stats Chippac, Ltd. Integrated circuit package system with flexible substrate and mounded package
TWI365524B (en) * 2007-10-04 2012-06-01 Unimicron Technology Corp Stackable semiconductor device and fabrication method thereof
KR20090078124A (ko) * 2008-01-14 2009-07-17 한국광기술원 연성 광전배선을 이용한 시스템 패키지 및 그의 신호 처리방법
KR101078743B1 (ko) 2010-04-14 2011-11-02 주식회사 하이닉스반도체 스택 패키지
US9190380B2 (en) * 2012-12-06 2015-11-17 Intel Corporation High density substrate routing in BBUL package
JP2014192476A (ja) 2013-03-28 2014-10-06 Fujitsu Ltd プリント基板の半田実装方法及び半田実装構造
KR102135415B1 (ko) 2013-06-28 2020-07-17 엘지이노텍 주식회사 회로기판 및 상기 회로기판을 포함하는 조명장치
WO2015166588A1 (ja) * 2014-05-02 2015-11-05 株式会社メイコー 部品内蔵リジッドフレックス基板

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007087981A1 (de) * 2006-01-31 2007-08-09 Häusermann GmbH Biegbare leiterplatte mit zusätzlichem funktionalem element und einer kerbfräsung und herstellverfahren und anwendung
CN101419957A (zh) * 2007-10-26 2009-04-29 恩益禧电子股份有限公司 半导体器件及其制造方法
CN101770959A (zh) * 2009-01-05 2010-07-07 伊姆贝拉电子有限公司 刚柔结合的组件和制造方法
CN102195111A (zh) * 2010-02-05 2011-09-21 美国博通公司 一种波导、波导组件和设备

Also Published As

Publication number Publication date
JP6956095B2 (ja) 2021-10-27
BR112018016132A2 (pt) 2019-01-02
BR112018016132B1 (pt) 2022-09-20
JP2019510368A (ja) 2019-04-11
TWI601217B (zh) 2017-10-01
WO2017139285A1 (en) 2017-08-17
US9633950B1 (en) 2017-04-25
TW201735193A (zh) 2017-10-01
AU2017217375A1 (en) 2018-07-26
KR20180111840A (ko) 2018-10-11
CN108604585A (zh) 2018-09-28
EP3414776B1 (en) 2021-06-16
EP3414776A1 (en) 2018-12-19

Similar Documents

Publication Publication Date Title
US9633977B1 (en) Integrated device comprising flexible connector between integrated circuit (IC) packages
US9349708B2 (en) Chip stacked package structure and electronic device
CN107735860B (zh) 包括电容器、重分布层、和分立同轴连接的封装基板
CN107534041B (zh) 包括集成电路器件封装之间的焊料连接的层叠封装(PoP)器件
US20150115467A1 (en) Package-on-package device
CN107924905A (zh) 在可光刻蚀刻层中包括桥接的集成器件封装
CN107004612B (zh) 在基板与管芯之间包括光敏填料的集成器件封装
US20160343646A1 (en) High aspect ratio interconnect for wafer level package (wlp) and integrated circuit (ic) package
JP2019528568A (ja) スイッチおよびフィルタを備えるパッケージ
CN112385022A (zh) 包括芯层的嵌入式迹线基板(ets)中的高密度互连
EP3329512A1 (en) Package-on-package (pop) structure including multiple dies
CN115362550B (zh) 包括具有在阻焊层之上的互连路由线路的基板的封装件
TW201606975A (zh) 高密度晶片對晶片連接技術
US9355898B2 (en) Package on package (PoP) integrated device comprising a plurality of solder resist layers
WO2018175099A1 (en) Low profile integrated package
JP2024523238A (ja) 集積デバイスおよび集積デバイスの上面を結合するブリッジを含むパッケージ
CN108604585B (zh) 包括集成电路(ic)封装之间的柔性连接器的集成器件
TW202042362A (zh) 包含以一第一方向對齊之第一焊點互連件及以一第二方向對齊之第二焊點互連件之裝置
EP2962535B1 (en) Package substrate with testing pads on fine pitch traces
US20140145348A1 (en) Rf (radio frequency) module and method of maufacturing the same
HK1260183A1 (en) Integrated device comprising flexible connector between integrated circuit (ic) packages
CN114503258A (zh) 包括管芯和管芯侧重分布层(rdl)的封装件
HK1260183B (zh) 包括集成电路(ic)封装之间的柔性连接器的集成器件
US20250226328A1 (en) Multilayer coreless substrate formed from stacked embedded trace substrates
JP2024540436A (ja) はんだ相互接続部間に配置されたチャネル相互接続部を備えるパッケージ

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1260183

Country of ref document: HK

GR01 Patent grant
GR01 Patent grant