TWI576032B - 基板結構及其製作方法 - Google Patents
基板結構及其製作方法 Download PDFInfo
- Publication number
- TWI576032B TWI576032B TW103118287A TW103118287A TWI576032B TW I576032 B TWI576032 B TW I576032B TW 103118287 A TW103118287 A TW 103118287A TW 103118287 A TW103118287 A TW 103118287A TW I576032 B TWI576032 B TW I576032B
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- hole
- layer
- carrier
- substrate structure
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims description 119
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 239000010410 layer Substances 0.000 claims description 100
- 229910052751 metal Inorganic materials 0.000 claims description 22
- 239000002184 metal Substances 0.000 claims description 22
- 238000000034 method Methods 0.000 claims description 19
- 229910000679 solder Inorganic materials 0.000 claims description 11
- 239000000463 material Substances 0.000 claims description 10
- 229920000139 polyethylene terephthalate Polymers 0.000 claims description 8
- 239000005020 polyethylene terephthalate Substances 0.000 claims description 8
- 238000005553 drilling Methods 0.000 claims description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 5
- 239000011889 copper foil Substances 0.000 claims description 4
- -1 polyethylene terephthalate Polymers 0.000 claims description 4
- 238000003825 pressing Methods 0.000 claims description 4
- 239000002335 surface treatment layer Substances 0.000 claims description 4
- 239000002356 single layer Substances 0.000 claims description 3
- 230000000149 penetrating effect Effects 0.000 claims 4
- 229910045601 alloy Inorganic materials 0.000 description 7
- 239000000956 alloy Substances 0.000 description 7
- 230000006835 compression Effects 0.000 description 3
- 238000007906 compression Methods 0.000 description 3
- 238000012858 packaging process Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 239000011148 porous material Substances 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0313—Organic insulating material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/114—Pad being close to via, but not surrounding the via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/007—Manufacture or processing of a substrate for a printed circuit board supported by a temporary or sacrificial carrier
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/0145—Polyester, e.g. polyethylene terephthalate [PET], polyethylene naphthalate [PEN]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/0154—Polyimide
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/035—Paste overlayer, i.e. conductive paste or solder paste over conductive layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09063—Holes or slots in insulating substrate not used for electrical connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0214—Back-up or entry material, e.g. for mechanical drilling
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1178—Means for venting or for letting gases escape
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Ceramic Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Description
本發明是有關於一種基板結構及其製作方法,且特別是有關於一種基板與承載器可分離的基板結構及其製作方法。
在各類電子產品中都會使用到電路基板作為電性訊號傳導、電源供應、接地的連接。隨著電子產品的微小化,電路基板也越來越朝向輕薄且線路密集化的趨勢發展。然而,上述輕薄化的基板在晶片封裝製程中,容易造成基板破裂或是打線不良的情形發生,為了提高製程良率及工作效率,一般會先將多個良品基板藉由黏著層黏貼於承載器上,以提升基板整體結構的剛性,再將此黏貼後的基板與承載器進行後續的晶片封裝處理。
然而,當基板具有用以排氣或共振的氣孔或音孔以符合其特殊需求時,氣孔或音孔內的空氣容易因熱壓合或是其他高溫製程而受熱膨脹,進而推擠覆蓋氣孔或音孔的承載器,導致基板在處理過程中自承載器脫離的問題,影響製程良率。因此,業界極需要一種既可使基板與承載器在製程處理過程中穩定結合,又
能使基板與承載器易於分離的方法。
本發明提供一種基板結構,其良率較高且承載器可與基板分離。
本發明提供一種基板結構的製作方法,其製作出來的基板結構的良率較高且承載器可與基板分離。
本發明的基板結構包括一基板以及一承載器。基板包括一第一貫孔、一第一表面以及相對第一表面的一第二表面。第一貫孔貫穿基板,以連通第一表面及第二表面。承載器包括一第二貫孔、一離型層、一絕緣膠層以及一金屬層。絕緣膠層設置於離型層以及金屬層之間。承載器以離型層貼附於第二表面。第二貫孔對應第一貫孔而貫穿承載器,以暴露第一貫孔。
本發明的基板結構的製作方法包括下列步驟。首先,提供一基板。基板包括一第一表面以及相對第一表面的一第二表面。接著,形成一第一貫孔於基板上。第一貫孔貫穿基板,以連通第一表面及第二表面。接著,提供一承載器。承載器包括一離型層、一絕緣膠層以及一金屬層。絕緣膠層設置於離型層以及金屬層之間。之後,形成一第二貫孔於承載器上,其中,第二貫孔貫穿承載器。接著,壓合基板於承載器的離型層上,其中,第二貫孔的位置對應於第一貫孔,以暴露第一貫孔。
在本發明的一實施例中,上述的第二貫孔的一孔徑大於
第一貫孔的一孔徑。
在本發明的一實施例中,上述的離型層的材料包括聚乙烯對苯二甲酸酯(polyethylene terephthalate,PET)或聚醯亞胺薄膜(PI film)。
在本發明的一實施例中,上述的絕緣膠層的材料包括半固化樹脂(prepreg)。
在本發明的一實施例中,上述的金屬層包括銅箔層。
在本發明的一實施例中,上述的基板為一單層線路板。
在本發明的一實施例中,上述的基板為一多層線路板。
在本發明的一實施例中,上述的基板更包括一介電層、多個接墊以及一圖案化防焊層。接墊分別設置於介電層的相對兩表面。圖案化防焊層覆蓋兩表面並暴露接墊。第一貫孔貫穿介電層以及圖案化防焊層。
在本發明的一實施例中,上述的基板更包括多個導通孔。各導通孔分別連接對應設置於兩表面的接墊。
在本發明的一實施例中,上述的基板結構更包括覆蓋接墊的一表面處理層。
在本發明的一實施例中,上述的提供形成第一貫孔及第二貫孔的方式包括機械鑽孔。
在本發明的一實施例中,上述的提供該承載器的步驟更包括:壓合離型層、絕緣膠層以及金屬層,以形成承載器。
基於上述,本發明的基板由於厚度較薄,故為了避免基
板於封裝製程中破裂,本發明先將基板壓合於具有離型層的承載器上,以提升基板結構整體的剛性,並可透過離型層易於與基板剝離的特性,使基板能於製程完成後輕易地與承載器分離。
此外,本發明的基板更具有至少一第一貫孔,以作為透氣的氣孔或是共振的音孔之用,而承載器上更具有與前述的第一貫孔對應的至少一第二貫孔,使基板在設置於承載器上後,承載器可透過第二貫孔而暴露基板的第一貫孔。如此,在後續的熱壓合或其他高溫製程中,第一貫孔內的空氣可輕易地由第二貫孔排出,不會聚積於基板與承載器之間,亦不會經熱膨脹後而推擠承載器,導致基板與承載器之間的結合鬆脫而使基板與承載器脫離。因此,本發明的基板結構可符合特殊應用的基板的特殊需求,更可提高基板結構的製作良率。
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。
100‧‧‧基板結構
110‧‧‧基板
110a‧‧‧第一表面
110b‧‧‧第二表面
112‧‧‧第一貫孔
114‧‧‧介電層
115‧‧‧接墊
116‧‧‧導通孔
117‧‧‧圖案化防焊層
118‧‧‧表面處理層
120‧‧‧承載器
122‧‧‧離型層
124‧‧‧絕緣膠層
126‧‧‧金屬層
128‧‧‧第二貫孔
D1、D2‧‧‧孔徑
圖1至圖6是依照本發明的一實施例的一種基板結構的製作方法的流程剖面示意圖。
有關本發明之前述及其他技術內容、特點與功效,在以
下配合參考圖式之各實施例的詳細說明中,將可清楚的呈現。以下實施例中所提到的方向用語,例如:「上」、「下」、「前」、「後」、「左」、「右」等,僅是參考附加圖式的方向。因此,使用的方向用語是用來說明,而並非用來限制本發明。並且,在下列各實施例中,相同或相似的元件將採用相同或相似的標號。
圖1至圖6是依照本發明的一實施例的一種基板結構的製作方法的流程剖面示意圖。本實施例的基板結構的製作方法包括下列步驟。首先,請參照圖1,提供一基板110。基板110包括一第一表面110a以及相對第一表面110a的一第二表面110b。具體而言,基板110可如圖1所示為一單層線路板,其包括一介電層114、多個接墊115、一圖案化防焊層117以及多個導通孔116。
上述的多個接墊115分別設置於介電層114的相對兩表面。各導通孔116則如圖1所示分別連接對應設置於介電層114的相對兩表面的接墊115。圖案化防焊層117覆蓋介電層114的相對兩表面,並暴露接墊115。當然,在本發明的其他實施例中,基板110亦可繼續再堆疊其他的疊構,也就是說,基板110亦可為一多層線路板。
此外,基板110更可包括一表面處理(surface finishing)層118,以覆蓋被圖案化防焊層117所暴露的接墊115,表面處理層118的材料可包括銅基合金、鎳基合金、鈀基合金、鉑基合金、銀基合金、金基合金、鈦基合金、或前述之組合。
請接續參照圖2,形成一第一貫孔112於基板110上,其
中,第一貫孔112貫穿基板110,以連通第一表面110a及第二表面110b。更進一步而言,第一貫孔112如圖2所示貫穿基板110的介電層114以及圖案化防焊層117,以例如作為透氣的氣孔或是共振的音孔之用。在本實施例中,形成第一貫孔112的方法包括機械鑽孔或是雷射鑽孔,當然,本發明並不以此為限。
接著,請參照圖3,提供一承載器120。承載器120包括一離型層122、一絕緣膠層124以及一金屬層126。在本實施例中,承載器120可例如是透過依序將離型層122、絕緣膠層124以及金屬層126壓合在一起而形成,以使絕緣膠層124位於離型層122以及金屬層126之間,其中,離型層122的材料可包括聚乙烯對苯二甲酸酯(polyethylene terephthalate,PET)、聚醯亞胺薄膜(PI film)或其他適合的材料。絕緣膠層124的材料則可包括半固化樹脂(prepreg)等絕緣膠材,而金屬層126可為銅箔層。此外,本實施例的流程順序僅為示意,基板110與承載器120的提供或製作並無先後順序,在本發明的其他實施例中,亦可先提供承載器120再提供基板110,或是同時提供製作好的基板110與承載器120,本發明並不侷限於此。
之後,請參照圖4,形成一第二貫孔128於承載器120上,其中,第二貫孔128分別貫穿離型層122、絕緣膠層124以及金屬層126,以貫穿承載器120。在本實施例中,第二貫孔128的孔徑D2可大於圖2所示的第一貫孔112的孔徑D1。此外,形成第二貫孔128的方法可與形成第一貫孔112的方法相同或相似,
亦包括機械鑽孔或是雷射鑽孔,當然,本發明並不以此為限。
接著,請同時參照圖5及圖6,壓合基板110與承載器,以形成如圖6所示的基板結構100。具體而言,基板110是如圖5所示之以第二表面110b壓合於承載器120的離型層122上。並且,第二貫孔128的位置對應於第一貫孔112,且第二貫孔128的孔徑D2可約略大於第一貫孔112的孔徑D1,以如圖6所示的暴露第一貫孔112。如此,基板結構100的製作即大致完成。
依前述的製作方法所完成的基板結構100如圖6所示包括一基板110以及一承載器120。基板110包括第一貫孔112、相對的第一表面110a以及第二表面110b。第一貫孔112貫穿基板110,以連通第一表面110a及第二表面110b。承載器120則包括第二貫孔128、離型層122、絕緣膠層124以及金屬層126。絕緣膠層124位於離型層122以及金屬層126之間。承載器120是以離型層122貼附於基板110的第二表面110b。第二貫孔128則對應於第一貫孔112並貫穿承載器120,以暴露第一貫孔112,其中,第二貫孔128的孔徑D2可約略大於第一貫孔112的孔徑D1。
綜上所述,本發明的基板由於厚度較薄,因此,為了避免基板於封裝製程中破裂,本發明先將基板壓合於具有離型層的承載器上,以提升基板結構整體的剛性,並可透過離型層易於與基板剝離的特性,於製程完成後輕易地將基板自承載器上分離。
並且,本發明的基板更具有第一貫孔,以作為透氣的氣孔或是共振的音孔之用,而承載器上更具有與前述的第一貫孔對
應的第二貫孔,使基板在設置於承載器上後,承載器可透過第二貫孔而暴露基板的第一貫孔。如此,在後續的熱壓合或其他高溫製程中,第一貫孔內的空氣可輕易地由第二貫孔排出,不會聚積於基板與承載器之間,亦不會經熱膨脹後而推擠承載器,導致基板與承載器之間的結合鬆脫而使基板與承載器脫離。因此,本發明的基板結構可符合特殊應用的基板的特殊需求,更可提高基板結構的製作良率。
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。
100‧‧‧基板結構
110‧‧‧基板
110a‧‧‧第一表面
110b‧‧‧第二表面
112‧‧‧第一貫孔
120‧‧‧承載器
122‧‧‧離型層
124‧‧‧絕緣膠層
126‧‧‧金屬層
128‧‧‧第二貫孔
D1、D2‧‧‧孔徑
Claims (17)
- 一種基板結構,包括:一基板,包括一第一貫孔、一第一表面以及相對該第一表面的一第二表面,該第一貫孔貫穿該基板,以連通該第一表面及該第二表面;以及一承載器,包括一第二貫孔、一離型層、一絕緣膠層以及一金屬層,該絕緣膠層設置於該離型層以及該金屬層之間,該承載器以該離型層貼附於該第二表面,該第二貫孔對應該第一貫孔而貫穿該承載器,以暴露該第一貫孔。
- 如申請專利範圍第1項所述的基板結構,其中該第二貫孔的一孔徑大於該第一貫孔的一孔徑。
- 如申請專利範圍第1項所述的基板結構,其中該離型層的材料包括聚乙烯對苯二甲酸酯(polyethylene terephthalate,PET)或聚醯亞胺薄膜(PI film)。
- 如申請專利範圍第1項所述的基板結構,其中該絕緣膠層的材料包括半固化樹脂(prepreg)。
- 如申請專利範圍第1項所述的基板結構,其中該金屬層包括銅箔層。
- 如申請專利範圍第1項所述的基板結構,其中該基板為一單層線路板。
- 如申請專利範圍第1項所述的基板結構,其中該基板為一多層線路板。
- 如申請專利範圍第1項所述的基板結構,其中該基板更包括一介電層、多個接墊以及一圖案化防焊層,該些接墊分別設置於該介電層的相對兩表面,該圖案化防焊層覆蓋該兩表面並暴露該些接墊,該第一貫孔貫穿該介電層以及該圖案化防焊層。
- 如申請專利範圍第8項所述的基板結構,其中該基板更包括多個導通孔,各該導通孔分別連接對應設置於該兩表面的該些接墊。
- 如申請專利範圍第8項所述的基板結構,更包括:一表面處理層,覆蓋該些接墊。
- 一種基板結構的製作方法,包括:提供一基板,該基板包括一第一表面以及相對該第一表面的一第二表面;形成一第一貫孔於該基板上,該第一貫孔貫穿該基板,以連通該第一表面及該第二表面;提供一承載器,該承載器包括一離型層、一絕緣膠層以及一金屬層,該絕緣膠層設置於該離型層以及該金屬層之間;形成一第二貫孔於該承載器上,該第二貫孔貫穿該承載器;以及壓合該基板於該承載器的該離型層上,該第二貫孔的位置對應於該第一貫孔,以暴露該第一貫孔。
- 如申請專利範圍第11項所述的基板結構的製作方法,其中該第二貫孔的一孔徑大於該第一貫孔的一孔徑。
- 如申請專利範圍第11項所述的基板結構的製作方法,其中提供形成該第一貫孔及該第二貫孔的方式包括機械鑽孔。
- 如申請專利範圍第11項所述的基板結構的製作方法,其中該離型層的材料包括聚乙烯對苯二甲酸酯(polyethylene terephthalate,PET)或聚醯亞胺薄膜(PI film)。
- 如申請專利範圍第11項所述的基板結構的製作方法,其中該絕緣膠層的材料包括半固化樹脂(prepreg)。
- 如申請專利範圍第11項所述的基板結構的製作方法,其中該金屬層包括銅箔層。
- 如申請專利範圍第11項所述的基板結構的製作方法,其中提供該承載器的步驟更包括:壓合該離型層、該絕緣膠層以及該金屬層,以形成該承載器。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW103118287A TWI576032B (zh) | 2014-05-26 | 2014-05-26 | 基板結構及其製作方法 |
CN201410311976.0A CN105140206B (zh) | 2014-05-26 | 2014-07-02 | 基板结构及其制作方法 |
US14/450,297 US9538647B2 (en) | 2014-05-26 | 2014-08-04 | Substrate structure and manufacturing method thereof |
JP2014253970A JP5925872B2 (ja) | 2014-05-26 | 2014-12-16 | 基板構造およびその製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW103118287A TWI576032B (zh) | 2014-05-26 | 2014-05-26 | 基板結構及其製作方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201545620A TW201545620A (zh) | 2015-12-01 |
TWI576032B true TWI576032B (zh) | 2017-03-21 |
Family
ID=54557075
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW103118287A TWI576032B (zh) | 2014-05-26 | 2014-05-26 | 基板結構及其製作方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9538647B2 (zh) |
JP (1) | JP5925872B2 (zh) |
CN (1) | CN105140206B (zh) |
TW (1) | TWI576032B (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9917068B2 (en) * | 2014-03-14 | 2018-03-13 | Taiwan Semiconductor Manufacturing Company | Package substrates, packaged semiconductor devices, and methods of packaging semiconductor devices |
KR102419707B1 (ko) * | 2017-04-27 | 2022-07-11 | 미츠비시 가스 가가쿠 가부시키가이샤 | 지지체 및 그것을 사용한 반도체 소자 실장 기판의 제조 방법 |
CN109270992A (zh) * | 2017-07-17 | 2019-01-25 | 仁宝电脑工业股份有限公司 | 板状构件、包含板状构件的壳体及其制作方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101472404B (zh) * | 2007-12-25 | 2011-12-07 | 富葵精密组件(深圳)有限公司 | 多层电路板及其制作方法 |
TW201410088A (zh) * | 2012-08-29 | 2014-03-01 | Zhen Ding Technology Co Ltd | 電路板及其製作方法 |
TW201410094A (zh) * | 2012-08-27 | 2014-03-01 | Ambit Microsystems Zhongshan Ltd | 封裝結構及製造方法 |
CN103813659A (zh) * | 2012-11-05 | 2014-05-21 | 三星电机株式会社 | 印刷电路板的制造方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11251741A (ja) * | 1998-03-06 | 1999-09-17 | Mitsui Mining & Smelting Co Ltd | 両面配線フィルムキャリアの製造方法 |
JP4334005B2 (ja) * | 2005-12-07 | 2009-09-16 | 新光電気工業株式会社 | 配線基板の製造方法及び電子部品実装構造体の製造方法 |
CN101989592B (zh) * | 2009-07-30 | 2012-07-18 | 欣兴电子股份有限公司 | 封装基板与其制法 |
TWI431742B (zh) * | 2011-04-27 | 2014-03-21 | Unimicron Technology Corp | 線路板製造方法及基層線路板 |
TWI560835B (en) * | 2011-11-07 | 2016-12-01 | Siliconware Precision Industries Co Ltd | Package substrate and fabrication method thereof |
-
2014
- 2014-05-26 TW TW103118287A patent/TWI576032B/zh not_active IP Right Cessation
- 2014-07-02 CN CN201410311976.0A patent/CN105140206B/zh not_active Expired - Fee Related
- 2014-08-04 US US14/450,297 patent/US9538647B2/en active Active
- 2014-12-16 JP JP2014253970A patent/JP5925872B2/ja not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101472404B (zh) * | 2007-12-25 | 2011-12-07 | 富葵精密组件(深圳)有限公司 | 多层电路板及其制作方法 |
TW201410094A (zh) * | 2012-08-27 | 2014-03-01 | Ambit Microsystems Zhongshan Ltd | 封裝結構及製造方法 |
TW201410088A (zh) * | 2012-08-29 | 2014-03-01 | Zhen Ding Technology Co Ltd | 電路板及其製作方法 |
CN103813659A (zh) * | 2012-11-05 | 2014-05-21 | 三星电机株式会社 | 印刷电路板的制造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP5925872B2 (ja) | 2016-05-25 |
JP2015226054A (ja) | 2015-12-14 |
US20150342040A1 (en) | 2015-11-26 |
TW201545620A (zh) | 2015-12-01 |
CN105140206A (zh) | 2015-12-09 |
US9538647B2 (en) | 2017-01-03 |
CN105140206B (zh) | 2018-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI504329B (zh) | 封裝基板、封裝結構以及封裝基板的製作方法 | |
JP2010287874A (ja) | パッケージ基板の製造方法 | |
JP2011009686A5 (zh) | ||
JP2014123725A (ja) | 高密度及び低密度基板領域を備えるハイブリッド基板及びその製造方法 | |
TWI474449B (zh) | 封裝載板及其製作方法 | |
TWI570816B (zh) | 封裝結構及其製法 | |
TWI576032B (zh) | 基板結構及其製作方法 | |
TWI429043B (zh) | 電路板結構、封裝結構與製作電路板的方法 | |
TWI485815B (zh) | 半導體封裝件及其製法 | |
TW201320276A (zh) | 封裝基板及其製法 | |
US9761515B2 (en) | Substrate structure | |
JP6126179B2 (ja) | パッケージ基板及びその製造方法 | |
TW202102084A (zh) | 電路板及其製造方法 | |
US9485863B2 (en) | Carrier and method for fabricating coreless packaging substrate | |
TWI463620B (zh) | 封裝基板之製法 | |
TWI512924B (zh) | 基板結構及其製作方法 | |
CN101315899B (zh) | 标签式集成线路软板制作方法及其结构 | |
JP2004179295A (ja) | パッケージの製造方法 | |
KR101441466B1 (ko) | 초박형 패키지기판 및 제조방법 | |
TWI425887B (zh) | 具有支撐體的封裝基板及其製法 | |
TWI616120B (zh) | 結合載板的可撓性電路板結構及其製造方法 | |
TWI494033B (zh) | 無核心封裝結構之製法及無核心封裝基板之製法 | |
TWI541948B (zh) | 半導體封裝件及其製法 | |
TWI496243B (zh) | 元件內埋式半導體封裝件的製作方法 | |
TW201601224A (zh) | 封裝基板結構及其製法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |