TWI559474B - 無穿矽埋孔結構的低散熱傳導係數中介層和其方法 - Google Patents

無穿矽埋孔結構的低散熱傳導係數中介層和其方法 Download PDF

Info

Publication number
TWI559474B
TWI559474B TW103108845A TW103108845A TWI559474B TW I559474 B TWI559474 B TW I559474B TW 103108845 A TW103108845 A TW 103108845A TW 103108845 A TW103108845 A TW 103108845A TW I559474 B TWI559474 B TW I559474B
Authority
TW
Taiwan
Prior art keywords
layer
sealing layer
microelectronic
dielectric region
assembly structure
Prior art date
Application number
TW103108845A
Other languages
English (en)
Other versions
TW201448138A (zh
Inventor
查爾斯Ｇ 渥奇克
席普倫 亞梅卡 烏若
麥可 紐曼
泰倫斯 卡斯基
Original Assignee
英凡薩斯公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 英凡薩斯公司 filed Critical 英凡薩斯公司
Publication of TW201448138A publication Critical patent/TW201448138A/zh
Application granted granted Critical
Publication of TWI559474B publication Critical patent/TWI559474B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14634—Assemblies, i.e. Hybrid structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14636—Interconnect structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/1469—Assemblies, i.e. hybrid integration
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298—Multilayer circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Electromagnetism (AREA)
  • Ceramic Engineering (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

無穿矽埋孔結構的低散熱傳導係數中介層和其方法
本案為一種與微電子裝置的封裝相關的發明，特別是半導體裝置的封裝。
微電子裝置一般來說都會包含一片很薄的半導體材料，類似像是矽或砷化鎵等，通常會稱之為晶元或是半導體晶片。前述的半導體晶片通常會提供一個個別的，且事先封裝好的單元。在某些單元的設計裡，半導體晶元會被打件在一塊基板或晶元載體之上，其中該基板或載體上還會有電路面板也被打件於其上，如印刷電路板等等。
其中該主動電路會被焊接在半導體晶片的第一表面上(例如前方表面)。為了能將電子連接焊接到主動電路上，晶片會在相同的表面上提供焊墊。其中該焊墊基本上會安排定位在一個正規的陣列中，無論是環繞著晶元的邊緣或，針對很多的記憶體裝置而在晶元的中央。其中該焊墊一般會由傳導材料所構成，類似像銅或鋁等，且其厚度大約為0.5微米(pm)。其中該焊墊可以包含單一的一層或多層的金屬。焊墊的大小會隨著裝置的型式而變化，但基本上它們的每一邊大約都在數十到數百 微米。
中介層可以被用來提供類似像一或多個未封裝或已封裝之 半導體晶片的微電子元件之間的相互電子連接，或一或多個未封裝或已封裝之半導體晶片與其他類似像具有被動電路元件於其中之晶片上積體被動元件(integrated passives on chip，“IPOC”)，分離式被動裝置如電阻和電容，或電感或前述元件之組合等的元件。其中該中介層可能會與該晶片或具有類似像電路板之其他結構的各種晶片等相耦合。
尺寸大小是晶片的任何實質安排配置的重要考量。晶片的 更多整合型實質安排配置的需求已經變成可攜式電子裝置之迅速發展的重點。僅僅就例子來說，我們通常舉“智慧型手機“(smart phone)作為參考範例，它將一般手機的通話功能整合到一個強力的資料處理器，記憶體，以及類似像全球定位系統接收器(GPS)，電子相機，還有區域網路連線和高解析度之顯示器與整合型影像處理晶片等的相關裝置裡。前述的這些裝置可以提供諸如完整的網際網路連接，包含全解析度之影像播放的娛樂，網頁瀏覽，電子銀行和更多其他等等的功能，然後整合在一個口袋大小的裝置裡。前述的複雜的攜帶型裝置必需將許多晶片整合到一個很小的空間中。另外，其中該某些晶片還可能會有許多輸入和輸出的接頭，即一般我們所說的“I/O“。這些輸入/輸出必需內部連接到其他晶片的輸入/輸出接口。其中該內部連接線長最好是越短越好且必須有很低的阻抗，才能讓訊號的傳遞延遲縮減到最小化。當然形成前述之內部連接的元件不應該使何整個裝置的組裝變得太大。在其他應用中也可能會出現類似的需求，舉例來說，像是用來作為網際網路搜尋引擎的那些資料伺服器。 舉例而言，在一堆複雜晶片之間提供各種短而且低阻抗之內部連接的結構將能夠增加搜尋引擎的頻寬並降低其功率消耗。
儘管之前已經有很多技術和發明已經針對中介層結構和製造提出很多主張與敘述，但是本案仍然對於生產製造中介曾與結構的處理程序提出更多的改善方式。
本案為一種微電子的組裝架構，它包含：具有第一表面的介電區域，相對於第一表面位置的第二表面，以及許多至少會順著與第一和第二表面相平行之方向延伸之線路，還有在介電區域之第一表面上的複數接觸點；另外有許多電子傳導元件會與線路相耦合並突出在上述的第二表面之上；在第二表面上延伸的密封層(encapsulant)，其中該密封層會充滿鄰接之傳導元件與從第二表面背離方向起所覆蓋之表面中間的空間，此時傳導元件的終端會在此密封層的表面上；一個具有一個表面和表面上有許多元件接觸點的微電子元件，其中該元件接觸點會面對且連接複數的接觸點，此時密封層的散熱傳導係數(CTE)將不大於整合介電區域或微電子元件之散熱傳導係數的二倍。
如本案所提出之具體實施範例，其中該密封層可以是第一密封層，而微電子組裝架構另外還包含：在第一表面上延伸的第二密封層。
如本案所提出之具體實施範例，其中該第二密封層其散熱傳導係數可以和第一密封層的散熱傳導係數相同。
如本案所提出之具體實施範例，其中該第一與第二密封層都可以密封整個介電區域。
如本案所提出之具體實施範例，其中該微電子元件可以包含在至少一個平行於第一表面的方向上至少能容納二個微電子元件的空間。
如本案所提出之具體實施範例，其中該介電區域可以包含第一介電材料所形成的第一層，以及不同之介電材料所形成的第二層以便能設定作為處理終止層。
如本案所提出之具體實施範例，其中該複數電子傳導元件可以包含至少一種融合固定的材料，這些材料會從由焊錫，錫，銦，銅，鎳，金，各種合金組合，非合金組合，以及電子傳導矩陣材料等所構成的群組中被選擇出來。
如本案所提出之具體實施範例，其中該複數電子傳導元件可以包含許多金屬支柱，這些金屬支柱具有包含以下至少一種金屬所構成的至少一個核心：銅，銅合金，鎳與鎳合金等等，這些金屬支柱的熔點溫度都必須高於300℃。
如本案所提出之具體實施範例，其中該微電子組裝架構包含一塊電路板，其中複數的傳導元件會連接到該電路板表面上的相對應接觸點。
如本案所提出之具體實施範例，其中該介電層可以從由後段製程層(Back End of Line layer，BEOL)與重新分佈層(redustribution layer，RDL)等所構成之組合中被選擇出來。
藉由本案所提出之另一目的主要在說明一種如以上所述之微電子組裝架構以及一或多個電氣連接至結構之其他電子元件。
如本案所提出之具體實施範例，其中該系統還可以包含一個外殼，而前述所謂的微電子組裝架構與其他的電子元件都會被固定裝設在此一外殼上。
藉由本案所提出之另一目的主要在說明一種中介層，它包含：具有第一表面的介電區域，相對於第一表面位置的第二表面，以及許多至少會順著與第一和第二表面相平行之方向延伸之線路，還有在介電區域之第一表面上的複數接觸點；另外有許多電子傳導元件會與線路相耦合並突出在上述的第二表面之上；在第二表面上延伸的密封層(encapsulant)，其中該密封層會充滿鄰接之傳導元件與從第二表面背離方向起所覆蓋之表面中間的空間，此時傳導元件的終端會在此密封層的表面上；一個具有一個表面和表面上有許多元件接觸點的微電子元件，其中該元件接觸點會面對且連接複數的接觸點，此時密封層的散熱傳導係數(CTE)將不會大於整合介電區域，或具有用來與第一表面上之接觸點作覆晶連接(flip-chip connection)之接觸點的微電子元件之散熱傳導係數的二倍。
如本案所提出之具體實施範例，其中該第二密封層其散熱傳導係數可以和第一密封層的散熱傳導係數相同。
如本案所提出之具體實施範例，其中該介電區域可以包含第一介電材料所形成的第一層，以及不同之介電材料所形成的第二層以便能設定作為處理終止層。
如本案所提出之具體實施範例，其中該複數電子傳導元件 可以包含至少一種融合固定的材料，這些材料會從由焊錫，錫，銦，銅，鎳，金，各種合金組合，非合金組合，以及電子傳導矩陣材料等所構成的群組中被選擇出來。
如本案所提出之具體實施範例，其中該複數電子傳導元件 可以包含許多金屬支柱，這些金屬支柱具有包含以下至少一種金屬所構成的至少一個核心：銅，銅合金，鎳與鎳合金等等，這些金屬支柱的熔點溫度都必須高於300℃。
如本案所提出之具體實施範例，其中該介電層可以從由後段製程層(BEOL)與重新分佈層(RDL)等所構成之組合中被選擇出來。
藉由本案所提出之另一目的主要在說明一種製造微電子組裝架構的方法，它包含：在向上突出至沉積於支撐結構上介電區域之第二表面上的一些鄰接電子傳導元件之間的密封填充空間，其中複數的線路會與平行於第一和第二表面之最少一個方向中延伸的傳導元件作電氣連接，此時密封層會具有一個覆蓋且背離第二表面方向的表面，其中傳導元件的終端會在密封層的表面上；針對支撐結構的厚度順著直對介電區域之第一表面的方向來清除至少局部的厚度；組裝一個具有表面以及在此表面上連接著複數元件的微電子元件，以使得元件會接觸表面並且連接到第一表面上的複數接觸點，其中密封層的散熱傳導係數(CTE)將不會大於整合介電區域或微電子元件之散熱傳導係數的二倍。
如本案所提出之具體實施範例，其中該方法另外還可以包含：在組裝完成微電子元件之後清除密封層表面上的部份密封層，接著 在清除密封層表面之部份傳導元件。
如本案所提出之具體實施範例，其中該方法另外還可以包 含：在清除局部的密封層之後，將複數的連接元件附著在表面上之部份傳導元件，其中該連接元件會被設定用來連接第二元件之表面上的複數接觸點。
如本案所提出之具體實施範例，其中該密封層可以是第一 密封層，其中該方法另外還會包含第二密封層的形成，此時的第二密封層會在第一表面之上延伸，而且第二密封層的散熱傳導係數會與第一密封層的散熱傳導係數相同。
如本案所提出之具體實施範例，其中該方法另外還呵以包 含：當完成微電子元件與介電區域的組裝之後，將相對於介電區域之第一表面位置的微電子元件之表面上的局部微電子元件加以磨除，以便能清除至少局部的微電子元件的厚度。
如本案所提出之具體實施範例，其中該微電子元件可以包 含複數的微電子元件。
如本案所提出之具體實施範例，其中該方法另外還可以包 含：將複數的電子傳導元件連接到電路板表面上的相對應接觸點。
如本案所提出之具體實施範例，其中該支撐結構以及介電 區域是一體成形的。
如本案所提出之具體實施範例，其中該支撐結構可以由第 一材料所構成，而介電區域則可以由第二材料所構成。
如本案所提出之具體實施範例，其中該方法另外還可以包 含：沉積處理終止層，並且終止所有在處理終止層上的清除處理程序。
110‧‧‧介電區域
105‧‧‧支撐結構
110a、110b‧‧‧表面
110a1‧‧‧接觸點
111、112、114‧‧‧介電層
113‧‧‧線路
115‧‧‧電子傳導元件
115a‧‧‧支柱
116‧‧‧接觸墊
120‧‧‧密封層
125‧‧‧鍚球
130、130a‧‧‧微電子元件
131‧‧‧表面
135‧‧‧密封層
140‧‧‧連接元件
145‧‧‧密封層
150‧‧‧基板
200‧‧‧微電子組裝架構
300‧‧‧系統
301‧‧‧外殼
302‧‧‧電路板
304‧‧‧傳導器
306‧‧‧結構
308、310‧‧‧電子元件
311‧‧‧鏡頭
本案所附的圖示都針對本案所提出之若干具體實施範例作詳細深入的說明。另外，圖示中的元件配置都只是本案所提出之部份具體實施範例的示意圖而已，並未涵括所有可能的狀況與實際應用。
圖1所示為藉由本案所提出之具體實施範例裡所介紹之組裝包含中介層的微電子組裝架構的區段示意圖。
圖2所示為藉由本案所提出之另一具體實施範例裡所介紹之介電區域的放大區段示意圖。
圖3所示為藉由本案所提出之另一具體實施範例裡所介紹之組裝包含中介層的微電子組裝架構的區段示意圖。
圖4所示為藉由本案所提出之另一具體實施範例裡所介紹之組裝包含中介層的微電子組裝架構的區段示意圖。
圖5所示為藉由本案所提出之另一具體實施範例裡所介紹之組裝包含中介層的微電子組裝架構的區段示意圖。
圖6所示為藉由本案所提出之另一具體實施範例裡所介紹之組裝包含中介層的微電子組裝架構的區段示意圖。
圖7所示為藉由本案所提出之另一具體實施範例裡所介紹之組裝包含中介層的微電子組裝架構的區段示意圖。
圖8所示為藉由本案所提出之另一具體實施範例裡所介紹之組裝包含中介層的微電子組裝架構的區段示意圖。
圖9所示為藉由本案所提出之另一具體實施範例裡所介紹之組裝包含中介層的微電子組裝架構的區段示意圖。
圖10所示為藉由本案所提出之另一具體實施範例裡所介紹之組裝包含微電子組裝架構的系統的區段示意圖。
如圖1所示為藉由本案所提出之組裝包含中介層的微電子組裝架構的方法區段示意圖如圖1中所示，其中該介電區域110會沉積在支撐元件或支撐結構的最上層，且厚度會達到T。其中該支撐結構105可以藉由任何材料來形成，在某些具體實施範例裡該材料可以是矽，模鑄材料，玻璃基板，或任何其他的材料等。基本上，介電區域110會形成於支撐結構105的頂層上。舉例來說，介電區域110可能會有第一表面110a以及相對於第一表面110a之位置的第二表面110b。如本案所提出之某一具體實施範例裡，第一表面110a可以被定義成介電區域110和支撐結構105之間的介面。如本案所提出之另一具體實施範例裡，介電區域110可以完全地和支撐結構105一體成形而且在某些情況下它還可能會藉由相同的介電材料所構成，以使得第一表面110a會在組裝的後段才會出現存在。
如圖2所示為藉由本案所提出之介電區域110以及其所支撐之線路和內部連接之集合的區段放大圖其中該介電區域110可以支撐一或多個線路層，並且結合類似像後段製程層結構中(BEOL)或重新分佈層中(RDL)之埋孔的內部連接結構。舉例來說，介電區域110可 以包含許多的介電層111，112，和114，以及許多的線路113，例如線路層，它們會嵌入在一或多個介電層111，112，和114之中。其中該線路113可以順著任何的方向做延伸，當然也可能會順著相對於介電區域110之表面110a，110b之平行，垂直，或任何其他的方向延伸。
如以上所述，當介電區域110是一種後段製程層區域時， 其厚度T大約會是在50奈米到10奈米之間。如本案所提出之其他範例中，介電區域可能會是或包含重新分佈層(RDL)且有較厚的厚度T，在此情況下線路113順著與表面110a平行的方向延伸之寬度大約會是在20奈米到20微米的範圍內。
如以上所述，介電區域110可以是任何一種介電層，類 似像阻焊層(solder mask)。如本案所提出之其他範例中，介電區域110可能不會包含介電層111。其中該介電層112也可能會是任何型式的介電層，在本案所提出之某一範例裡它還可以包含氧化矽。其中該介電層114可以任何型式的介電層，在本案所提出之某一範例裡它還可以是磨亮終止，研磨終止，或其他的處理終止層，也就是說在某一範例中當支撐結構105遭遇到研磨，重疊，或磨亮的處理時就可以讓處理暫停或激烈的慢下來。如前面所述之層可以包含或由氮化矽所組成，舉例來說，當介電層包含氧化矽。如本案所提出之某一範例裡，處理終止層可以是終端層或終端偵測層，它會藉由將處理裝置接觸到該層並進而偵測處理的終端。
藉由本案所提出之某一具體實施範例，其中該介電層111 和112，以及介電層110的線路113，都可以形成於介電層114的頂端。 其中該介電層114，例如磨亮終止層，研磨終止層，或其他的處理終止層等，都可以形成於支撐結構105的最頂層上，舉例來說，可以藉由將介電層114沉積在支撐結構105的最頂層。
藉由本案所提出之某一具體實施範例，其中該一或多個電子傳導元件115可以被用來突出在介電區域110的第二表面110b之上。請注意，本案中所謂的“之上“與“向上“並不是相對於一般重力的上下關係，而是指從某個表面起的某個方向。藉由本案所提出之某一具體實施範例，其中該電子傳導元件115可以包含傳導聚集，例如焊錫球，如圖2中所示，它可以被附著到電子傳導元件上就如同表面110b的金屬接觸墊116。而本案中所謂的“附著在之上“可以包含在表面上的元件能夠加以連接，或可能就是該表面，或突出在表面之上。其中該金屬接觸墊116，舉例來說，它可能會在與表面110b相平行的方向上有個維度且此維度大約會在2毫米到100毫米。舉例來說，其中該傳導元件115可以包含至少一組接合材料的聚集，類似像焊點，錫，銦，銅，鎳，金，共熔合金(eutectic composition)，非共熔合金，以及電子傳導矩陣材料等等。如本案所提出之另一具體實施範例，其中該傳導元件可能會是支柱115a(post)，如圖2中所示，它可以藉由將金屬電鍍到金屬墊上或，直接包覆上一層類似像銅，銅合金，鎳或鎳合金，或其他金屬的組合等的金屬，之後在對這些金屬層加以蝕刻以形成支柱115a。當藉由蝕刻而形成之後，支柱115a將會如同圖2中所示的截頭圓錐形狀(frustoconical shape)。其中該電子傳導元件115可能會是焊錫球與上述之支柱的任意組合，或任合型態的電子傳導元件。如此一來， 傳導元件115就可以包含由包含銅，銅合金，鎳或鎳合金等的金屬所構成之群組中所選擇出來的至少一種金屬所形成的核心，這樣的支柱其熔點將會高達300℃以上。
其中在介電區域110的第一表面110a上具有複數的接觸 點110a1。如本案所提出之某一具體實施範例，其中該接觸點110a1可以包含微凸塊接觸點以連接一或多個微電子元件，而詳細說明如以下所述。
如以上所述之系統架構中，一或多個接觸點110a1可能會 透過線路113而與一或多個電子傳導元件115或傳導元件(支柱115a)作電氣耦合。其中該接觸點110a1，電子傳導元件115，以及線路113可以藉由系統接觸點110a1來設定成為任何所需要的設定，以使得任何傳導元件和接觸點的內部連接設定能夠完成。
藉由本案所提出之具體實施範例中，接觸點110a1就定位 在表面110a上且其最小的間距可以和介電區域110相對方向之表面110b的電子傳導元件115或支柱115a的最小間距相同或不同。如本案所提出之某些特殊範例，傳導元件115的最小間距可以大於接觸點110a1的最小間距，且其比例可大於1：1，而在某些範例中該比例會大於或等於2：1，甚至在其他範例中該比例會大於或等於3：1，或甚至更大。
其中該介電區域110的散熱傳導係數(CTE)最高可達到 10ppm/℃，而在某些狀況下該散熱傳導係數會與矽或其他半導體材料的散熱傳導係數相同或接近，例如散熱傳導係數會低於5ppm/℃。
如圖3所示為藉由本案所提出之具體實施範例中，介電區 域110的第二表面110b上的密封層120。如本案所提出之某一具體實施範例，密封層120可以覆蓋電子傳導元件115以局部或完全地密封該電子傳導元件115。其中該密封層120可以填滿介於鄰接之電子傳導元件115之間的空間。如本案所提出之某一具體實施範例，密封層120的散熱傳導係數會在最高等於10ppm/℃的範圍裡。
比較圖4與前述之圖1，其中至少局部的支撐結構105 的厚度T會從介電區域110的第一表面110a上被移除。藉由許多不同的方法可以達到此一目的，例如像是研磨，磨亮，或反結合，劈開，蝕刻，或任何其他的處理程序，或以上這些處理程序的組合。在進行清除的處理程序過程中，用來作為研磨終止層或終端偵測層的介電層114，將會被偵測到或暴露出來。如此將有助於確認出支撐結構105的位置，特別是對於半導體材料或非介電材料之一被完全地清除後，也要注意確認介電區域110它本身或局部並未隨著被清除。
如圖5所示為本案所提出之具體實施範例中，複數的微電 子元件130可以定位且覆蓋在介電區域110的第一表面110a之上。其中該微電子元件其散熱傳導係數會在最高不超過10ppm/℃的範圍內。 如本案所提出之某一具體實施範例，微電子元件130可以是或包含具有主動電路元件之半導體晶片，類似像電晶體。其中該微電子元件130會被配置在與第一表面110a相平行的方向上。如本案所提出之另一具體實施範例，微電子元件130則可以是或包含被動電路元件，類似像整合被動元件晶片(integrated passives on chip，IPOC)。其他也還可以包含另外的微電子元件130a。其中該微電子元件130a可以是被動微電子元件， 類似像是被動晶元。
其中該每一個微電子元件130都會具有一個表面131以 及在該表面131上有許多接觸點，以便能面對並與介電區域之表面110a上的相對應接觸點110a1作連接，就如同電子傳導凸塊金屬。同理，元件130a也可以和接觸點110a1相連接在一起。
如圖6中所示為藉由本案所提出之具體實施範例中的密封 層135。其中該密封層可以包含未填滿的與/或覆蓋的情形。如本案所提出之某一具體實施範例，密封層135的散熱傳導係數要比與密封層120相結合之散熱傳導係數來得較高，特別是因為在微電子元件130中的矽主要用來作為補強且具有較高的楊格彈性係數(Young's modulus)。在本案所提出之其他範例中，密封層120與135可以具有相同的散熱傳導係數，或密封層135的散熱傳導係數要比密封層120的散熱傳導係數來的較低。
如圖中所示，密封層120與135的組合可以是二者個別 或整合在一起，至少會局部或完全地密封介電區域110。如此將會使得組裝便得相對容易。在本案其他的範例中，密封層135可以從組裝系統中被忽略。
如圖7中所示為藉由本案所提出之具體實施範例中，密封 層120的局部與/或電子傳導元件115可以被部份地清除以便至少能暴露出部份的電子傳導元件115。以上的處理可以藉由類似像打磨，磨亮，拋光，或其他等的研磨處理程序來完成。另外，包含由焊錫，錫，或其他電子傳導材料所構成的傳導群塊的電子傳導元件115可以被用來和 其他的電子傳導結構相接觸，例如像是接觸墊116，埋孔，線路等，它們都會在前述的清除處理程序中被暴露出來。
如本案所提出之某一具體實施範例，其中密封層135的局 部，以及微電子元件130的局部等都可能也會被清除。清除的處理方法也可以藉由類似像打磨，磨亮，拋光，或其他等的研磨處理程序來完成。
如圖8所示為藉由本案所提出之具體實施範例中，連接元 件140可以被附著在電子傳導元件115上。其中該連接元件可以包含或藉由強化接合材料之電子傳導群塊所構成，舉例來說，在沒有任何限制的情況下，焊錫，錫，共熔合金，或其他電子傳導矩陣材料等，類似像填充了金屬粒子或薄片的聚合物材料。如本案所提出之某些特殊範例裡，其中該連接元件可以包含內含低熔點溫度與高熔點溫度之元件的金屬元件。
如圖9所示為藉由本案所提出之具體實施範例中，微電子 組裝架構200包含藉由前面所述之中介層。其中該中介層可能會包含，舉例來說，介電區域110，電子傳導元件115，以及密封層120。在此階段裡，其中該連接元件140可以連接到基板150。另外，其中該密封層145，例如像是填充劑，可以用來填滿介於密封層120，基板150，以及連接元件140之間的空間。
如本案所提出之某一具體實施範例，其中該密封層120其 散熱傳導係數將不高於整合微電子元件或連接到微電子元件之介電區域110的散熱傳導係數二倍。
如本案所提出之另一未顯示於圖中之具體實施範例，基板 150另外還可以透過將基板接觸到電路板的表面上(但未顯示於圖中)以連接到一片電路板。另外，基板150它本身也可以就是電路板或可以包含被動，主動，或其他的電路元件。
如以上所介紹之結構說明了一些特殊三維內部連接的架構。這些架構可以被應用在任何型式的晶片上。藉由本案所提出之具體範例中的方法，以下所列之晶片組合也可以被包含在前面所述之結構中：(i)一個處理器與提供給該處理器使用之記憶體；(ii)相同型式之複數記憶體晶片；(iii)相反型式之複數記憶體晶片，類似像DRAM與SRAM；(iv)一個影像感應器與用來處理由該影像感應器所傳送過來之影像的影像處理器；(v)特殊應用規格積體電路(application-specific integrated circuit，ASIC)與記憶體。
如前面所述之結構可以被應用在各種不同電子系統的建立過程裡。舉例來說，如本案所提出之另一具體實施範例裡的系統300包含如前面所述之整合了其他電子元件308與310所構成的結構306。如此一範例所述，元件308是一個半導體晶片而元件310則是一個顯示螢幕，但是也可以是其他的元件。當然，如圖10所示只有顯示出兩個額外的元件來說明此一結構，但是系統其實可以包含任何數量的任何元件。如前面所述其中該結構306可以類似像是如圖1~9中所說明的微 電子組裝系統。其中該結構306以及元件308和310會整合固定在一個通用的外殼301中，線路則以虛線來表示，而且彼此間的電氣連接是必需的以形成所要的電氣迴路。如此一範例系統所示，該系統包擴了一塊類似像彈性印刷電路板的電路板302，且該電路板包含若干個傳導器304，但只有一個傳導器顯示在圖10之中，並且元件彼此之間都會相互地內部連接。然而，前面所述畢竟只是一個簡單的範例而已；它可以應用在建立電氣連接的任何適當結構裡。其中該外殼301可以是可用型式的可攜式外殼，舉例來說，它可以是手機或個人數位助理等的可攜式裝置，且螢幕310會設置暴露在外殼的表面上。其中該結構306包含一個類似像影像處理晶片的感光元件，而鏡頭311或其他的光學裝置也可以加進來以便能讓光線得以進入結構中。再次重申，如圖10所示的簡易系統只是一個簡單的範例示意圖；其他的系統，包含具有固定結構的系統，如桌上型電腦，路由器，以及如前所述之使用此一結構的裝置等，都包含在本案所提出之涵蓋範疇。
當本案所提出之各種具體實施範例被詳細地引述說明時，這些應用或衍生的理論都在本案所提出的專利申請涵蓋範圍之內。額外的優點或變化也都屬於本案所提出之技術所能涵蓋的權利範圍。因此，本案所提出申請的權利範圍並不僅限於前述所提出介紹的具體實施範例而已，各種其他的延伸方法或範例等也都涵蓋在其中。也就是說，只要是應用的精神或理念符合本案所提出的前述構想都將在保護的範圍中。其他的申請範圍細節則都詳細地載明於附件裡申請範圍之中。
110‧‧‧介電區域
115‧‧‧電子傳導元件
115a‧‧‧支柱
116‧‧‧接觸墊
111、112、114‧‧‧介電層
113‧‧‧線路
110a、110b‧‧‧表面
110a1‧‧‧接觸點

Claims (18)

  1. 一種微電子組裝架構，包含：一介電區域，具一第一表面，一第二表面，複數之線路及複數接觸點，該第二表面係相對於該第一表面，該複數之線路係以平行於該第一和第二表面之至少一方向作延伸，該複數接觸點係位於該介電區域之第一表面；複數電子傳導元件，係與該線路相耦合，且突出在第二表面之上；一密封層，係於該第二表面上延伸，該密封層係填滿介於相鄰接之傳導元件之間的空間，並且具有一表面，該表面係覆蓋該第二表面之背面，其中該傳導元件的終端係落在該密封層的表面上；一微電子元件，其複數元件接觸點位於該微電子元件之表面上，該等元件接觸點面對並且連接上述之複數接觸點；其中，該密封層之散熱傳導係數(CTE)不大於結合該介電區域或該微電子元件之散熱傳導係數的二倍。
  2. 如申請專利範圍第1項所述之微電子組裝架構，其中該密封層為第一密封層，該微電子組裝架構另外還包含：一第二密封層，係於該第一表面上延伸，而且介於該第一表面及該微電子元件之該表面之間。
  3. 如申請專利範圍第2項所述之微電子組裝架構，其中該第二密封層之散熱傳導係數與該第一密封層的散熱傳導係數相同。
  4. 如申請專利範圍第2項所述之微電子組裝架構，其中該第一與第二密封層係密封該介電區域。
  5. 如申請專利範圍第1項所述之微電子組裝架構，其中該微電子元件包含之至少二微電子元件係以至少一平行於該第一表面的方向定距相隔。
  6. 如申請專利範圍第1項所述之微電子組裝架構，其中該介電區域包含一第一層及一第二層；該第一層由第一介電材料構成，該第二層由一種不同之介電材料所構成，可規劃作為一處理終止層。
  7. 如申請專利範圍第1項所述之微電子組裝架構，其中該複數電子傳導元件包含一群接合材料，其可選擇之群組包含：焊錫、錫、銦、銅、鎳、金、共熔合金、非共熔合金、以及電子傳導矩陣材料等。
  8. 如申請專利範圍第1項所述之微電子組裝架構，其中該複數電子傳導元件包含複數的金屬墊，這些金屬墊之至少一核心基本上包含一種由銅、銅合金、鎳與鎳合金等所選出來的金屬，而該金屬墊的熔點溫度係高於300℃。
  9. 如申請專利範圍第1項所述之微電子組裝架構，其中另外還包含一電路板，其中該複數傳導元件係連接到該電路板之表面上相對應的接觸點。
  10. 如申請專利範圍第1項所述之微電子組裝架構，其中該介電區域係選自一群組，該群組包含後段製程層(Back End of Line layer，BEOL)與重新分佈層(redustribution layer，RDL)。
  11. 一種系統，包含申請專利範圍第1項所述之微電子組裝架構；以及一或多個與該架構電氣連接之其他的電子元件。
  12. 如申請專利範圍第11項所述之系統，其中另外還包含一外殼，而前述的微電子組裝架構與其他的電子元件係固定在此一外殼上。
  13. 一種中介層，包含：一介電區域，具一第一表面、一第二表面、複數線路及複數接觸點；該第二表面相對於該第一表面；該複數線路之延伸之至少一方向係平行於該第一和第二表面，該複數接觸點係位於該介電區域之第一表面上，以作為覆晶連接(flip-chip conneciton)，並連接一微電子元件之相對應的元件的接觸點，如同一焊接金屬位於其間；複數電子傳導元件，係與該線路相耦合且突出在第二表面之上；一密封層，係在該第二表面上延伸，該密封層係填滿介於相鄰接之傳導元件之空間，且有一表面覆蓋於該第二表面之背面，其中該傳導元件的終端係落在密封層的表面上；其中該密封層之散熱傳導係數(CTE)不大於結合該介電區域或微電子元件之散熱傳導係數的二倍。
  14. 如申請專利範圍第13項所述之中介層，其中該第二密封層之散熱傳導係數等於第一密封層的散熱傳導係數。
  15. 如申請專利範圍第13項所述之中介層，其中該介電區域包含一第一層及一第二層；該第一層由第一介電材料所構成，該第二層由不同之介電材料所構成，並規劃用來作為處理終止層。
  16. 如申請專利範圍第13項所述之中介層，其中該複數電子傳導元件包含至少一群接合材料，其可選擇之群組包含焊錫、錫、銦、銅、鎳、金、共熔合金、非共熔合金以及電子傳導矩陣材料等。
  17. 如申請專利範圍第13項所述之中介層，其中該複數電子傳導元件包含複數金屬墊，其至少具有一核心；該核心基本上由一金屬構成，該金屬可選自銅、銅合金、鎳與鎳合金；該金屬墊的熔點溫度高於300℃。
  18. 如申請專利範圍第13項所述之中介層，其中該介電區域係可選自一群組，該群組之構成係為後段製程層(Back End of Line layer，BEOL)與重新分佈層(redustribution layer，RDL)。
TW103108845A 2013-03-14 2014-03-12 無穿矽埋孔結構的低散熱傳導係數中介層和其方法 TWI559474B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/828,938 US8884427B2 (en) 2013-03-14 2013-03-14 Low CTE interposer without TSV structure

Publications (2)

Publication Number Publication Date
TW201448138A TW201448138A (zh) 2014-12-16
TWI559474B true TWI559474B (zh) 2016-11-21

Family

ID=50686162

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103108845A TWI559474B (zh) 2013-03-14 2014-03-12 無穿矽埋孔結構的低散熱傳導係數中介層和其方法

Country Status (5)

Country Link
US (3) US8884427B2 (zh)
KR (1) KR102037114B1 (zh)
CN (1) CN105122445B (zh)
TW (1) TWI559474B (zh)
WO (1) WO2014152756A1 (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102017133B (zh) 2008-05-09 2012-10-10 国立大学法人九州工业大学 芯片尺寸两面连接封装件及其制造方法
US8884427B2 (en) * 2013-03-14 2014-11-11 Invensas Corporation Low CTE interposer without TSV structure
US9213361B1 (en) * 2013-09-18 2015-12-15 Amazon Technologies, Inc. Temperature sensor in flex circuit
US9916999B2 (en) 2015-06-04 2018-03-13 Micron Technology, Inc. Methods of fabricating a semiconductor package structure including at least one redistribution layer
US10181447B2 (en) 2017-04-21 2019-01-15 Invensas Corporation 3D-interconnect
KR102450580B1 (ko) 2017-12-22 2022-10-07 삼성전자주식회사 금속 배선 하부의 절연층 구조를 갖는 반도체 장치
KR20220133013A (ko) 2021-03-24 2022-10-04 삼성전자주식회사 관통 비아 구조물을 갖는 반도체 장치

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201236088A (en) * 2011-02-17 2012-09-01 Samsung Electronics Co Ltd Semiconductor package having through substrate via (TSV) interposer and method of manufacturing the semiconductor package

Family Cites Families (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4855868A (en) * 1987-01-20 1989-08-08 Harding Ade Yemi S K Preformed packaging arrangement for energy dissipating devices
US4829403A (en) * 1987-01-20 1989-05-09 Harding Ade Yemi S K Packaging arrangement for energy dissipating devices
US5030796A (en) * 1989-08-11 1991-07-09 Rockwell International Corporation Reverse-engineering resistant encapsulant for microelectric device
JPH0376255A (ja) * 1989-08-18 1991-04-02 Fujitsu Ltd 半導体装置の実装構造
JPH0372655A (ja) 1990-08-03 1991-03-27 Hitachi Ltd 半導体集積回路装置
US5483421A (en) 1992-03-09 1996-01-09 International Business Machines Corporation IC chip attachment
US5454161A (en) 1993-04-29 1995-10-03 Fujitsu Limited Through hole interconnect substrate fabrication process
US5406117A (en) * 1993-12-09 1995-04-11 Dlugokecki; Joseph J. Radiation shielding for integrated circuit devices using reconstructed plastic packages
US5455390A (en) 1994-02-01 1995-10-03 Tessera, Inc. Microelectronics unit mounting with multiple lead bonding
US6465743B1 (en) * 1994-12-05 2002-10-15 Motorola, Inc. Multi-strand substrate for ball-grid array assemblies and method
US6046076A (en) * 1994-12-29 2000-04-04 Tessera, Inc. Vacuum dispense method for dispensing an encapsulant and machine therefor
US5629241A (en) 1995-07-07 1997-05-13 Hughes Aircraft Company Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same
US5766987A (en) * 1995-09-22 1998-06-16 Tessera, Inc. Microelectronic encapsulation methods and equipment
US6255738B1 (en) * 1996-09-30 2001-07-03 Tessera, Inc. Encapsulant for microelectronic devices
US6127724A (en) * 1996-10-31 2000-10-03 Tessera, Inc. Packaged microelectronic elements with enhanced thermal conduction
WO1998044564A1 (en) * 1997-04-02 1998-10-08 Tessera, Inc. Chip with internal signal routing in external element
US5884396A (en) * 1997-05-01 1999-03-23 Compeq Manufacturing Company, Limited Transfer flat type ball grid array method for manufacturing packaging substrate
US5990418A (en) * 1997-07-29 1999-11-23 International Business Machines Corporation Hermetic CBGA/CCGA structure with thermal paste cooling
US6046910A (en) * 1998-03-18 2000-04-04 Motorola, Inc. Microelectronic assembly having slidable contacts and method for manufacturing the assembly
TW460927B (en) * 1999-01-18 2001-10-21 Toshiba Corp Semiconductor device, mounting method for semiconductor device and manufacturing method for semiconductor device
US6426642B1 (en) * 1999-02-16 2002-07-30 Micron Technology, Inc. Insert for seating a microelectronic device having a protrusion and a plurality of raised-contacts
TW512467B (en) 1999-10-12 2002-12-01 North Kk Wiring circuit substrate and manufacturing method therefor
US6602740B1 (en) * 1999-11-24 2003-08-05 Tessera, Inc. Encapsulation of microelectronic assemblies
KR20010094893A (ko) 2000-04-07 2001-11-03 정보영 손가방용 소매치기방지장치
TW512567B (en) 2001-11-04 2002-12-01 Uis Abler Electronics Co Ltd Electricity resonance protection module
US6873039B2 (en) * 2002-06-27 2005-03-29 Tessera, Inc. Methods of making microelectronic packages including electrically and/or thermally conductive element
US7535100B2 (en) * 2002-07-12 2009-05-19 The United States Of America As Represented By The Secretary Of The Navy Wafer bonding of thinned electronic materials and circuits to high performance substrates
JP3874108B2 (ja) 2002-08-13 2007-01-31 信越化学工業株式会社 エポキシ樹脂組成物
US6734039B2 (en) * 2002-09-06 2004-05-11 Advanpack Solutions Pte Ltd. Semiconductor chip grid array package design and method of manufacture
US7166491B2 (en) 2003-06-11 2007-01-23 Fry's Metals, Inc. Thermoplastic fluxing underfill composition and method
US8641913B2 (en) 2003-10-06 2014-02-04 Tessera, Inc. Fine pitch microcontacts and method for forming thereof
US7060601B2 (en) 2003-12-17 2006-06-13 Tru-Si Technologies, Inc. Packaging substrates for integrated circuits and soldering methods
US7501839B2 (en) * 2005-04-21 2009-03-10 Endicott Interconnect Technologies, Inc. Interposer and test assembly for testing electronic devices
US7253518B2 (en) * 2005-06-15 2007-08-07 Endicott Interconnect Technologies, Inc. Wirebond electronic package with enhanced chip pad design, method of making same, and information handling system utilizing same
US7622309B2 (en) * 2005-06-28 2009-11-24 Freescale Semiconductor, Inc. Mechanical integrity evaluation of low-k devices with bump shear
US7759782B2 (en) 2006-04-07 2010-07-20 Tessera, Inc. Substrate for a microelectronic package and method of fabricating thereof
US7749882B2 (en) * 2006-08-23 2010-07-06 Micron Technology, Inc. Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US8476735B2 (en) * 2007-05-29 2013-07-02 Taiwan Semiconductor Manufacturing Company, Ltd. Programmable semiconductor interposer for electronic package and method of forming
US8304915B2 (en) 2008-07-23 2012-11-06 Nec Corporation Semiconductor device and method for manufacturing the same
WO2010024233A1 (ja) 2008-08-27 2010-03-04 日本電気株式会社 機能素子を内蔵可能な配線基板及びその製造方法
US7776649B1 (en) * 2009-05-01 2010-08-17 Powertech Technology Inc. Method for fabricating wafer level chip scale packages
US20100327421A1 (en) * 2009-06-30 2010-12-30 Stmicroelectronics Asia Pacific Pte. Ltd. Ic package design with stress relief feature
US8039304B2 (en) * 2009-08-12 2011-10-18 Stats Chippac, Ltd. Semiconductor device and method of dual-molding die formed on opposite sides of build-up interconnect structures
US8164158B2 (en) 2009-09-11 2012-04-24 Stats Chippac, Ltd. Semiconductor device and method of forming integrated passive device
JP5330184B2 (ja) 2009-10-06 2013-10-30 新光電気工業株式会社 電子部品装置
US8368232B2 (en) * 2010-03-25 2013-02-05 Qualcomm Incorporated Sacrificial material to facilitate thin die attach
US8535989B2 (en) * 2010-04-02 2013-09-17 Intel Corporation Embedded semiconductive chips in reconstituted wafers, and systems containing same
US8278690B2 (en) * 2010-04-27 2012-10-02 Omnivision Technologies, Inc. Laser anneal for image sensors
US8896136B2 (en) * 2010-06-30 2014-11-25 Taiwan Semiconductor Manufacturing Company, Ltd. Alignment mark and method of formation
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8736066B2 (en) 2010-12-02 2014-05-27 Tessera, Inc. Stacked microelectronic assemby with TSVS formed in stages and carrier above chip
US8587126B2 (en) * 2010-12-02 2013-11-19 Tessera, Inc. Stacked microelectronic assembly with TSVs formed in stages with plural active chips
US8492203B2 (en) 2011-01-21 2013-07-23 Stats Chippac, Ltd. Semiconductor device and method for forming semiconductor package having build-up interconnect structure over semiconductor die with different CTE insulating layers
US8846493B2 (en) * 2011-03-16 2014-09-30 Sunedison Semiconductor Limited Methods for producing silicon on insulator structures having high resistivity regions in the handle wafer
US8709933B2 (en) * 2011-04-21 2014-04-29 Tessera, Inc. Interposer having molded low CTE dielectric
US8841765B2 (en) * 2011-04-22 2014-09-23 Tessera, Inc. Multi-chip module with stacked face-down connected dies
US8525321B2 (en) * 2011-07-06 2013-09-03 Fairchild Semiconductor Corporation Conductive chip disposed on lead semiconductor package
TWI492680B (zh) 2011-08-05 2015-07-11 Unimicron Technology Corp 嵌埋有中介層之封裝基板及其製法
US8988895B2 (en) * 2011-08-23 2015-03-24 Tessera, Inc. Interconnection elements with encased interconnects
US9123763B2 (en) * 2011-10-12 2015-09-01 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package (PoP) structure having at least one package comprising one die being disposed in a core material between first and second surfaces of the core material
TWI503935B (zh) * 2011-10-17 2015-10-11 矽品精密工業股份有限公司 半導體封裝件及其製法
US9484319B2 (en) * 2011-12-23 2016-11-01 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming extended semiconductor device with fan-out interconnect structure to reduce complexity of substrate
US9401308B2 (en) * 2013-03-12 2016-07-26 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging devices, methods of manufacture thereof, and packaging methods
US8900922B2 (en) * 2012-02-16 2014-12-02 Taiwan Semiconductor Manufacturing Company, Ltd. Fine-pitch package-on-package structures and methods for forming the same
US8372741B1 (en) * 2012-02-24 2013-02-12 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
TWI517274B (zh) * 2012-03-21 2016-01-11 矽品精密工業股份有限公司 晶圓級半導體封裝件之製法及其晶圓級封裝基板之製法
US8978247B2 (en) 2012-05-22 2015-03-17 Invensas Corporation TSV fabrication using a removable handling structure
US20140048951A1 (en) * 2012-08-14 2014-02-20 Bridge Semiconductor Corporation Semiconductor assembly with dual connecting channels between interposer and coreless substrate
US8946884B2 (en) 2013-03-08 2015-02-03 Xilinx, Inc. Substrate-less interposer technology for a stacked silicon interconnect technology (SSIT) product
TWI496270B (zh) * 2013-03-12 2015-08-11 矽品精密工業股份有限公司 半導體封裝件及其製法
US8884427B2 (en) * 2013-03-14 2014-11-11 Invensas Corporation Low CTE interposer without TSV structure
US9318452B2 (en) * 2014-03-21 2016-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor packages and methods of forming the same
JP2016048729A (ja) * 2014-08-27 2016-04-07 株式会社東芝 仮接着用支持基板及び半導体デバイスの製造方法
TWI559488B (zh) * 2014-12-27 2016-11-21 矽品精密工業股份有限公司 封裝結構及其製法
JP6313251B2 (ja) * 2015-03-12 2018-04-18 東芝メモリ株式会社 半導体装置の製造方法
US9818684B2 (en) * 2016-03-10 2017-11-14 Amkor Technology, Inc. Electronic device with a plurality of redistribution structures having different respective sizes

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201236088A (en) * 2011-02-17 2012-09-01 Samsung Electronics Co Ltd Semiconductor package having through substrate via (TSV) interposer and method of manufacturing the semiconductor package

Also Published As

Publication number Publication date
US20170194373A1 (en) 2017-07-06
US20150044820A1 (en) 2015-02-12
KR102037114B1 (ko) 2019-10-28
CN105122445B (zh) 2018-09-21
US10396114B2 (en) 2019-08-27
TW201448138A (zh) 2014-12-16
US9558964B2 (en) 2017-01-31
KR20150129773A (ko) 2015-11-20
US8884427B2 (en) 2014-11-11
WO2014152756A1 (en) 2014-09-25
CN105122445A (zh) 2015-12-02
US20140264794A1 (en) 2014-09-18

Similar Documents

Publication Publication Date Title
TWI559474B (zh) 無穿矽埋孔結構的低散熱傳導係數中介層和其方法
TWI458070B (zh) 具有連接主動晶片之內插物之堆疊微電子組件
US9472483B2 (en) Integrated circuit cooling apparatus
TWI502697B (zh) 具有在多個階段中形成之矽穿孔且具有多個主動晶片之堆疊式微電子組件
TWI406383B (zh) 同時晶圓結合及互連接合
US9917042B2 (en) 2.5D microelectronic assembly and method with circuit structure formed on carrier
US8525338B2 (en) Chip with sintered connections to package
US8951845B2 (en) Methods of fabricating a flip chip package for dram with two underfill materials
US10181411B2 (en) Method for fabricating a carrier-less silicon interposer
US9543277B1 (en) Wafer level packages with mechanically decoupled fan-in and fan-out areas
US9691693B2 (en) Carrier-less silicon interposer using photo patterned polymer as substrate