TW538510B - In-street integrated circuit wafer via - Google Patents

In-street integrated circuit wafer via Download PDF

Info

Publication number
TW538510B
TW538510B TW091105769A TW91105769A TW538510B TW 538510 B TW538510 B TW 538510B TW 091105769 A TW091105769 A TW 091105769A TW 91105769 A TW91105769 A TW 91105769A TW 538510 B TW538510 B TW 538510B
Authority
TW
Taiwan
Prior art keywords
wafer
conductive
conductor
chip
layer
Prior art date
Application number
TW091105769A
Other languages
English (en)
Inventor
Charles A Miller
Original Assignee
Formfactor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Formfactor Inc filed Critical Formfactor Inc
Application granted granted Critical
Publication of TW538510B publication Critical patent/TW538510B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0233—Structure of the redistribution layers
    • H01L2224/02335—Free-standing redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02371—Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02377—Fan-in arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05541—Structure
    • H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dicing (AREA)

Description

538510 A7 _________B7 五、發明説明（1 ) 發明背景 發明部份 (請先閱讀背面之注意事項再填寫本頁) 本發明一般係有關用以連接積體電路晶片之電互接系 統，且特別係有關使用沿半導體電路晶片之邊緣上之垂直 信號徑路之互接系統。 有關技藝之說明 經濟部智慧財產局員工消費合作社印製 圖1爲先行技藝之互接系統之簡單斷面立視圖，該系 統用以連接印刷電路板（P C B ) 1 0上所安裝之二積體 電路（I c ) 1 2及1 4。I c 1 2包含一積體電路晶 片1 6，包含於一 I C包1 8內。晶片1 6上之表面上之 一黏接墊2 0用作輸入/輸出（I /〇）接頭，供信號進 入及/或離開晶片1 6之用。普通I C包含若千黏接墊， 但爲簡單起見，圖1僅顯示一個。一黏接線2 2連接黏接 墊2 ◦至自I C包1 8向伸出之一包銷2 4。銷2 4焊接 於P C B 1 0之表面上之微條線跡2 5。黏接線2 2及 銷2 4 —起形成一徑路，用以輸送信號於黏接墊2 0及 P C B線跡2 5之間。I C 1 4中之一黏接墊2 6以相 似方式經由黏接線2 7及包銷2 8連接至微條線跡2 5。 移行於二I C 1 2及1 4之黏接墊間之~信號如此 橫過互接系統2 9，包含二黏接線2 2及2 7，二包銷 2 4及2 8，及線跡2 5。由於互接系統2 9與信號徑路 長度成比例延遲信號，故吾人可由減小其長度丨咸少互接系 統之信號徑路延遲。例如，吾人可使黏接線2 2及2 7， 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） - 4- 538510 A7 B7 五、發明説明（2 ) 銷2 4及2 8，及線跡2 5儘可能短，以減少圖1之互接 系統中之信號徑路延遲。然而，由於墊2 0及2 6在不同 之I C包上，故信號徑路之縮短有限。 混合電路
圖2爲先行技藝之混合電路互接系統之簡單斷面立視 圖，含有未包裝之四I C晶片3 2直接安裝於一？ c B 3 0上。I C 3 2經由包含僅黏接線3 4及微條線跡3 6之信號徑路相互連通。由於I C晶片3 2未分開包裝， 故該混合電路互接系統消除各I C間之所有信號徑路上之 包銷，從而減小互接系統長度及信號徑路延遲。 圖3爲先行技藝之”倒裝晶片”混合電路之簡單斷面 立視圖，其中，1C晶片42面向下安裝於PCB 40 上。圖3 A更詳細顯示圖3之一區域4 4，其中，焊料球 4 6當熔化時，連接一 I C晶片4 2之黏接墊4 8於 P C B 4 0上所置之微條線跡5 0。或且，彈簧接觸裝 置5 2 (圖3 B )可連接I C晶片4 2上之黏接墊於線跡 5 0。倒裝晶片互接系統由消除去I C間之信號徑路之黏 接線，進一步減小信號徑路長度及延遲。 圖4爲先行技藝之”堆疊”倒裝晶片電路7 0之簡單 斷面立視圖，其中，一IC晶片78直接安裝於PCB上 所置之另一 I C晶片7 6上。焊料8 4連接I C晶片7 6 及7 8之黏接墊6 3及6 4。黏接線8 6連接I C晶片 7 6上之黏接墊6 5至P C B 7 2上之微條線跡8 8。 本紙張尺度適用中國國家榇準（CNS ) A4規格（210X297公釐）"""""~ ~' (請先閱讀背面之注意事項再填寫本頁)
經濟部智慧財產局員工消費合作社印製 538510 A7 B7 五、發明説明（3 ) ”堆疊”之倒裝晶片互接系統消除二I C間之信號徑路中 之黏接線及線跡。然而，仍需要黏接線來連接二個以上之 I C，因爲正常僅可相互連接二I C。 電通過晶圓互接 ν'·! 電通過晶圓互接（Ε Τ Μ I )系統能堆疊二個以上之 I C晶片，使用導電性”通”移送電信號垂直通過I C晶 片。 圖5爲一混合電路90之簡單斷面立視圖，包含一疊 1C晶片96 (1) — 96 (3)，由垂直通過1C晶片 96 (1) - 96 (3)之基體，及連接1C晶片之上及 下表面上所置之黏接墊1 0 9及1 0 8之一組通道9 2互 接。晶片疊9 4置於具有一組微條線跡1 0 2之一 P C Β 1 0 0上。焊料1 0 6直接連接I C下面上之黏接墊1〇 9至相鄰I C晶片之頂面上之黏接墊1 〇 8，或至P C Β
1 0 0上之線跡1 0 2。E T W I系統如此消除若干I C 9 6間之連接之黏接線。 圖6 Α - 6 Ε爲簡單部份斷面圖，顯示用以製造通過 I C基體1 1 〇之一通道之方法。在圖6A中，一圖案之 光阻層塗覆於IC基體110之上表面上，露出欲構製 E T W I之一區域1 1 8。各向同性蝕刻區域1 1 8 (圖 6 B )，以形成一空間1 1 1於基體1 1 〇中，具有壁 1 1 7。每一蝕刻步驟（圖6 B )隨後爲一鈍化步驟（圖 6 C )，在此，鈍化空間1 1 1之壁1 1 7，以防止進一 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） (請先閱讀背面之注意事項再填寫本頁) 、1· 經濟部智慧財產局員工消費合作社印製 -6 - 538510 A7 B7 五、發明説明（4 ) 步蝕刻此等表面，以形成高長寬比之孔。在圖6 c，以照 相製版法構製一保護層1 1 5於空間1 1 1之下表面 1 1 9上。在構製層1 1 5後，引進一鈍化氣體於空間 1 1 1中，以鈍化空間1 1 1之壁1 1 7，並形成一鈍化 層113。層115防止下表面119之鈍化，並在每一 鈍化步驟後移去，以露出供進一步蝕刻之表面。 在具有厚度大於1 〇 〇 〇微米之普通I C基體1 1 0 ，圖6 B - 6 C之蝕刻及鈍化步驟需重複多次，以構製高 長寬比之圖6 D之孔1 2 0延伸完全通過基體1 1 〇。在 構製孔1 20後，移去光阻層1 16 (圖6A — 6D)， 並構製一導電性層122(圖6D)於基體110上，充 塡孔1 2 0。然後以照相製版法移去層1 2 2之部份，以 產生一ETWI延伸於基體110之上及下表面之間，如 顯示於圖6 E。 圖7A - 7 F爲簡單部份斷面圖，顯示用以製造 ETWI之另一先行技藝方法。一圖案光阻層1 36塗覆 於I C基體1 3 0之上表面上，露出上表面之一區域 1 3 8。然後蝕刻上表面1 3 2之露出區域1 3 8數次（ 圖7B — 7C)，其方式與上述圖6B - 6C相似。然而 ，在構製並未延伸完全穿過基體1 3 0之一淺孔1 4 0後 ，該製程停止。其後，在毛胚或集體之方式中蝕刻基體 1 3 0之下表面，使基體1 3 0 ”減薄”（圖7 E )，俾 孔1 4 0穿過減薄之基體1 3 0。圖7 E之集體蝕刻步驟 無需照相製版技術，故此較爲低廉。如顯示於圖7 F，移 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） (請先閱讀背面之注意事項再填寫本頁)
經濟部智慧財產局員工消費合作社印製 538510 A7 ____ _B7 _ 五、發明説明（5 ) (請先閲讀背面之注意事項再填寫本頁} 去基體130上之光阻層136 (圖7A—7D)，並構 製一導電性層14 2於其上，完全充塡圖7 E之孔14〇 。然後由照相製版法移去層1 4 2之部份，以產生一 ETWI 1 4 4延伸於基體1 30之上及下表面1 32 及134之間，通過孔14〇。 上述照相製版界定蝕刻技術可製造小直徑，高長寬比 之孔，但此技術緩慢且昂貴。諸如雷射或機械鑽孔等較低 廉之技術產生大孔，此佔用I C中太大之表面積。 需要一種經濟之系統，用以迅速構製垂直信號徑路於 I C基體中，此並不佔據基體上可用於I c組成件之空間 發明槪要 經濟部智慧財產局員工消費合作社印製 依據本發明之一第一實施例，沿晶圓”鋸線”上構製 一組孔通過半導體晶圓或基體，在此，鋸或其他切割工具 其後切割晶圓，以分開晶圓上所構製之個別I c晶粒。晶 圓然後塗以鈍化層（例如氮化矽），經蝕刻圖案，以露出 I c晶粒上之黏接墊。然後沉積一層導電性材料（例如鈦 鎢）於晶圓之上及下表面上及孔之側壁上，與黏接墊接觸 。然後使用照相製版技術蝕刻導電性材料之圖案，以界定 導電性徑路於上及下表面上，通過塗覆於孔壁上之導電性 材料電互接。孔之直徑大於鋸線，故當其後沿鋸線上切割 晶圓時，導電性層之留下部份形成在所製之I c晶片之邊 緣周圍之垂直信號徑路。 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） -8- 538510 A7 _B7 五、發明説明（6 ) (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 依據本發明之一第二實施例，沿晶圓鋸線上構製一組 孔通過半導體晶圓，鋸或其他切割工具其後在此切割晶圓 ，以分開晶圓上所構製之個別I C晶粒。晶圓然後塗以鈍 化層（例如氮化矽），經照相製版法鈾刻圖案，俾露出晶 圓之上表面上所置之I C之黏接墊。然後施加一導電性層 (例如鈦鎢），並蝕刻圖案，俾構製導電性線跡自黏接墊 延伸至晶圓孔之上開口。然後施加一層屏蔽材料（例如光 阻劑）於晶圓上，並蝕刻圖案，俾該層僅塗覆於孔壁及晶 圓之下表面之一部份，且故此構製小丘於該層上，自晶圓 之下表面伸出。然後施加一層導電性種子材料（例如金） ，並蝕刻圖案，俾該層覆蓋前刻圖之導電性線跡及屏蔽層 。其後，塗鍍一層彈性，導電性材料（例如鎳）於種子材 料層上。晶圓孔充分大，故在晶圓塗以導電性層並沿鋸線 切割後，導電性層之留下部份形成在所製之I C晶片之邊 緣周圍之垂直信號徑路。然後移去I C晶片上之屏蔽材料 層，以製造彈簧接觸裝置於I C晶片上，提供垂直信號徑 路自I C晶片之外邊緣周圍之I C之黏接墊開始。彈簧接 觸裝置終端成接觸點，由前構製於屏蔽層中之小丘構成， 並自I C晶片之下表面向外伸出。 故此，本發明之一目的在提供一種經濟方法，用以製 造在I C晶片之邊緣周圍之垂直信號徑路。 本說明書之申請專利部份特別指出及明白申請本發明 之主題事項之專利。然而，精於本藝之人士在閱讀該說明 之其餘部份及附圖後，可最佳明瞭本發明之組織及操作方 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） 538510 A7 —____ B7 _ 五、發明説明（7 ) & _同其他優點及目的，在附圖中，相同之參考編號指相 同之元件。 (請先閱讀背面之注意事項再填寫本頁} 附圖簡述 圖1爲普通積體電路（I c)基礎之電子裝置之簡單 斷面立視圖， _ 2爲先行技藝混合電路之簡單斷面立視圖， 圖3爲先行技藝倒裝晶片混合電路之簡單斷面立視圖 BI 4爲另一先行技藝倒裝晶片混合電路之簡單斷面立 視圖， 圖5爲一疊先行技藝互接之I C晶片之簡單斷面立視 圖， 圖6 A — 6 E爲簡單之部份斷面立視圖，顯示用以製 ia電通過晶圓互接線之先行技藝方法， 圖7 A — 7 F爲簡單之部份斷面立視圖，顯示用以製 造電通過晶圓互接線之另一先行技藝方法， 經濟部智慧財產局員工消費合作社印製 圖8爲具有依本發明沿鋸線上構製之通過晶圓孔之ϊ C半導體晶圓之一部份之簡單部份平面圖， 圖9 A — 9 D爲沿圖8之斷面9 — 9上之簡單斷面立 視圖，顯示依發明之實施例製造垂直信號徑路之方法之各 別步驟， 圖1 0爲使用依據本發明之第一實施例所製之信號徑 路互接之一疊I C晶片之簡單斷面立視圖， ---- 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） -10- 538510 A7 . _____B7 五、發明説明（8 ) (請先閱讀背面之注意事項再填寫本頁) 圖1 1 A - 1 1 R爲簡早部份斷面立視圖，顯不依 本發明之第二實施例製造垂直信號徑路於I C半導體晶圓 +之方法之各別步驟，及 圖1 2爲使用依本發明之第二實施例製造之信號® s 接之一疊I C晶片之簡單斷面立視圖。 主要元件對照表 10 印刷電路板 12 積體電路 16 積體電路晶片 18 I C 包 2 0 黏接墊 2 2 黏接線 2 4 包銷 25 微條線跡 5 2 彈簧接觸裝置 90 混合電路 9 2 通道 經濟部智慧財產局員工消費合作社印製 10 6 焊料 110 I C基體 15 0 半導體晶圓 15 8 晶粒 15 4 鋸線 15 5 街道 -11 - 本纸張尺度適用中國國家標準（CNS ) A4規格（210Χ 297公釐） 538510 A7 ________ B7 五、發明説明（9 ) 16 3 鈍化層 165 導電性層 2 0 2 信號徑路 (請先閲讀背面之注意事項再填寫本頁) 2 3 7 小丘 244 接觸端 發明之詳細說明 本發明提供積體電路（I C )半導體晶片之上及下表 面間之垂直信號徑路。在普通I C生產中，I C集體構製 成相同之晶粒，形成晶粒矩陣於半導體晶圓或基體上。晶 圓然後由鋸沿晶粒矩陣之相鄰列及行間所設置之一列鋸線 或 街道 切割，以相互分開晶粒。依據本發明，垂直信 號徑路構製於孔中，孔延伸通過晶圓之街道區。. 圖8爲一 I C半導體晶圓1 5 0之上表面1 5 2之一 部份之簡單平面圖，顯示一對晶粒1 5 8及1 6 2佔據晶 粒矩陣之相鄰行，並具有個別之黏接墊1 6 0及1 6 4在 其上表面上。依據本發明，一組孔1 5 6沿I C 158 經濟部智慧財產局員工消費合作社印製 及1 6 2間之街道1 5 5中之鋸線1 5 4構製，俾一切割 工具（未顯示）當其後切割晶圓1 5 〇時遵循，以分開晶 5 8及1 6 2爲對應之I C晶片。每一孔1 5 6具有 內直徑D大於當沿鋸線1 5 4切割時所移去之晶圓材料 之見度W。 圖9 A — 9 D爲沿圖8之斷面g〜9上之簡單斷面立 視圖，顯示用以依據本發明製造通過晶圓丨5 〇中之孔 本氏張尺度適用中國國家標準（CNS ) A4規格（2!〇><297公釐） -12- 538510 A 7 B7 五、發明説明（1〇) 1 5 6之垂直信號徑路之方法。 (請先閱讀背面之注意事項再填寫本頁} 圖9 A顯示晶圓之上及下晶圓表面1 5 2及1 6 6及 孔1 5 6之內壁1 6 8。在切割晶圖1 5 0之前，一層鋪 化材料（例如氮化矽）1 6 3施加（圖9 B )於晶圓 1 5 〇及通孔1 5 6之二面上。層1 6 3之一部份然後由 照相製版法移去，以露出黏接墊1 6 0及1 6 4於圓 1 5 〇之上表面1 5 2上。然後施加一層導電性材料（例 如鈦鎢）1 6 5 (圖9 B )，以塗覆所有鈍化層1 6 3， 伞占接墊1 6 9及1 6 4，並充塡孔1 5 6。然後由照相製 版法蝕刻導電性層1 6 5之圖案，以移去層1 6 5之部份 (圖 9 C )。 如顯示於圖9 D，然後沿鋸線1 5 4切割圖9 A — 9 C之晶圓1 5 0，以分開晶片1 7 0及1 7 2。層 1 6 5之留下部份形成信號徑路1 7 4，橫過晶片之黏接 墊1 6 0及下表面1 7 8間之晶片1 7 〇之外邊緣。晶片 1 7 2亦保持一信號徑路1 8 0，橫過黏接墊1 6 4及其 下表面1 8 0間之外邊緣。 經濟部智慧財產局員工消費合作社印製 雖圖9B及9C顯示層165充塡孔156，但層 1 6 5亦可塗覆於孔1 5 6之壁1 6 8上，而不完全塡滿 孔 1 5 6 ° 圖1 0爲互接之一疊1 94之二I C晶片1 9 〇及 1 9 2之簡單斷面立視圖，使用依本發明之第一實施例所 構製之垂直信號徑路2 0 2及2 0 6。該疊1 9 4安裝於 基體1 9 6，例如一印刷電路板上，具有一組微條線跡 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） -13- 538510 A7 B7 五、發明説明（11 ) 1 9 8 °焊料2 1 0連接晶片1 9〇上之互接線2 〇 2至 晶片1 9 2上之黏接墊2 0 8，同時焊料2 1 2連接晶片 (請先閱讀背面之注意事項再填寫本頁) 1 9 2上之互接線2 0 6至基體1 9 6上之線跡1 9 8。 由信號沿外部互接線，諸如依本發明之第一實施例所構製 之互接線2 0 2及2 0 6移送，晶片疊1 9 4提供I C間 較小之信號徑路長度，同時不使用i c晶片之上表面上之 額外面積，俾此另可用以安置電路組成件。雖圖1 〇所示 之晶片疊1 9 4包含二晶片1 9 0及1 9 2，但精於本藝 之人士知道可同樣堆疊更多之晶片。 圖1 1 Α - 1 1 Ε爲簡單部份斷面立視圖，顯示依本 發明之第二實施例製造I C半導體晶圓2 2 0中之垂直信 號徑路之方法之各別步驟。半導體晶圓2 2 0包含上及下 經濟部智慧財產局員工消費合作社印製 表面222及224，並含有一對1C晶粒226及 228，分別具有黏接墊230及232。直徑D並具有 壁2 3 6之一孔2 3 4由機械或雷射沿鋸線2 3 8上鑽製 或蝕刻通過晶圓2 2 0。上及下表面2 2 2及2 2 4及孔 壁2 3 6塗以一層鈍化材料2 3 1 (例如氮化砂），經蝕 刻圖案，以露出黏接墊2 3 0及2 3 2。 在圖1 1 B中，一層導電性材料（例如欽鎢）2 3 3 施加於晶圓2 2 0上，並蝕刻圖案，以塗覆黏接墊2 3〇 及2 3 2，並形成一導電性徑路自此等墊至孔2 3 4之邊 緣。一層屏蔽材料（例如光阻劑）2 3 5然後沉積於晶圓 2 2 0 (圖1 1 C )上，並蝕刻圖案，俾此層塗覆沿壁 2 3 6上，及沿下表面2 2 4之一部份上之層2 3 1，並 本紙張尺度適用中國國家標準（CNS ) A4規格（210X 297公釐） -14- 538510 A7 ______B7 五、發明説明（12 ) (請先閱讀背面之注意事項再填寫本頁) 形成一小丘2 3 7，面背下表面2 2 4。然後施敷一層導 電性種子材料（例如金）2 3 8於晶圓2 2 0上，並蝕亥!J 圖案，此層塗覆所有層233及235。圖1 1D顯示其 後塗鍍一層彈性導電性材料（例如鎳）2 3 9於層2 3 8 上。 如威不於圖1 1 E，切割晶圓2 2 0，以分開圖 1 1 A — 1 1 D之晶粒2 2 6及2 2 8爲各別之I C晶片 2 4 0及2 4 2。層2 3 5亦使用溶劑（例如丙酮）自晶 片2 4 0及2 4 2上移去，從而形成彈簧接觸裝置2 4 1 及243，具有接觸端244及245，，並分別連接至 黏接墊23〇及232。 圖1 2爲使用依本發明構製之信號徑路2 7 0及 272互接之一疊260之二I C晶片262及264。 1C晶片262及264安裝於基體266上，具有一組 線跡2 6 7。I C 2 6 2之黏接墊2 6 5經由互接線 270連通黏接墊273。1C 264之黏接墊269 經由互接線2 7 7連通線跡2 6 7。 經濟部智慧財產局員工消費合作社印製 如此已顯示及說明用以製造半導體基體上橫過基體之 外邊緣上之垂直信號徑路。由於垂直信號徑路構製於一通 過晶圓孔內，位於半導體晶圓鋸線上，且由於該孔可爲相 當大之直徑，故可使用快速及相當低廉之技術，諸如機械 或雷射鑽製，以製造該孔。 雖以上已說明本發明之較宜實施例，但精於本藝之人 士可對該較宜實施例作各種修改，而不脫離本發明之較廣 本纸張尺度適用中國國家標準（CNS ) A4規格（210X29?公釐） -15 - 538510 A7 B7 五、發明説明（13 ) 層面。故此，後附申請專利範圍意在函蓋所有此等修改於 本發明之範圍及精神內。三。申請專利範圍 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準（CNS ) A4規格（210X 297公釐） -16-

Claims (1)

  1. 經濟部智慧財產局員工消費合作社印製 538510 A8 B8 C8 D8 六、申請專利範圍j 1 · 一種用以提供信號徑路自積體電路（1 c )之第 一電路節點至該I c外之第二電路節點之互接系統，1C 構製於半導體基體上，具有水平之上及下表面，並具有一 周邊邊緣延伸於上及下表面之間，該互接系統包含： 一導體，在半導體基體外，在接近基體之周邊邊緣處 自上表面向下延伸至下表面， 第一裝置，用以導電性連接該導體至第一電路節點， 及 第二裝置，用以導電性連接該導體至第二電路節點。 2 .如申請專利範圍第1項所述之互接系統，其中， 第一裝置包含： 一第一導電性墊，構製於基體之上表面上，及導電性 連接至第一電路節點，及 連接裝置，用以導電性連接第一導電性墊至該導體。' 3 ·如申請專利範圍第1項所述之互接系統，其中， 第二裝置包含： 一第二導電性墊，構製於基體之下表面上，及導電性 連接至該導體，及 第三裝置，用以導電性連接第二導電性墊至第二電路 節點。 4 ·如申請專利範圍第3項所述之互接系統，其中， 該導體連接至基體之周邊邊緣。 5 ·如申請專利範圍第4項所述之互接系統，其中， 第三裝置包含焊料，導電性連接第二導電性墊至第二電路 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） (請先閱讀背面之注意事項再填寫本頁)
    -17- 538510 A8 B8 C8 D8 六、申請專利範圍2 ^ 節點。 (請先閱讀背面之注意事項再填寫本頁) 6 .如申請專利範圍第5項所述之互接系統，另包含 一第一導電性墊構製於基體之上表面上，及導電性連接至 第一電路節點，及 連接裝置，用以導電性連接第一導電性墊至該導體。 7 .如申請專利範圍第1項所述之互接系統，其中， 第一裝置包含一第一導電性墊，構於其體之上表面上，並 導電性連接至第一電路節點，及連接裝置用以導電性連接 第一導電性墊至該導體； 其中，第二裝置包含一第二導電性墊，構製於基體之 下表面上並導電性連接至該導體，及焊料導電性連接第二 導電性墊至二電路節點；及 其中，該導體連接至基體之周邊邊緣。 8 ·如申請專利範圍第1項所述之互接系統，其中， 該導體包含一部份水平延伸於基體之下表面下方，及接近 該下表面。 經濟部智慧財產局員工消費合作社印製 9 ·如申請專利範圍第8項所述之互接系統，其中， 水平延伸於基體之下表面下方及接近該下表面之該導體部 份連接至基體之下表面。 1〇.如申請專利範圍第8項所述之互接系統，其中 ，水平延伸於基體之下表面下方及接近該下表面之該導體 之部份包含彈性材料，且與基體之下表面分開。 1 1 .如申請專利範圍第1 〇項所述之互接系統，其 中，第二裝置包含一導電性小丘，置於該導體之水平延伸 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） -18- 538510 A8 B8 C8 D8 々、申請專利範圍3 於基體之下表面下方之該部份上，並自該部份向下伸出。 (請先閲讀背面之注意事項再填寫本頁) 1 2 .如申請專利範圍第1項所述之互接系統，其中 ，該導體包含一彈性部份延伸於基體之下表面下方，並與 該下表面分開，及 其中，第二裝置包含一導電性小丘用以接觸外部節點 ，該小丘在該導體之延伸於基體下方之彈性部份上，並自 該部份向下伸出。 1 3 . —種用以製造互接系統之方法，該系統用以提 供一信號徑路至半導體晶圓之一部份上所含之積體電路（ I C )之一第一電路節點，晶圓具有水平之上表面及下表 面，該方法包括步驟： a .製造一孔垂直延伸通過晶圓之鄰近該I C之一區 域，及 b ·置導電性材料於該孔中，導電性材料垂直延伸通 過該孔，及 c ·導電性連接該導電性材料至第一電路節點。 經濟部智慧財產局員工消費合作社印製 1 4 .如申請專利範圍第1 3項所述之方法，另包括 步驟： d ·沿延伸橫過該孔之一水平鋸線垂直切割該晶圓， 俾晶圓之含有該I C之部份包含沿鋸線上所形成之一周邊 邊緣，置於該孔中之導電性材料之一部份保留連接於該邊 緣上。 1 5 ·如申請專利範圍第1 4項所述之方法，另包括 步驟： 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公瘦1 -19- 經濟部智慧財產局員工消費合作社印製 538510 A8 B8 C8 D8 六、申請專利範圍4 e ·構製一黏接墊於半導體晶圓之下表面上，導電性 連接至該導體。 1 6 .如申請專利範圍第1 4項所述之方法，其中， 在步驟b中置於晶圓上之導電性材料亦自該孔沿半導體晶 圓之下表面水平延伸並連接至該下表面，在含有I C之半 導體晶圓之該部份下方。 1 7 ·如申請專利範圍第1 4項所述之方法，其中， 在步驟b中置於晶圓上之導電性材料亦自該孔沿含有I c 之半導體晶圓之部份上之半導體晶圓之上表面水平延伸。 1 8 ·如申請專利範圍第1 7項所述之方法，其中， 在步驟b中置於晶圓上之導電性材料亦自該孔沿含有I c 之半導體晶圓之部份上之半導體晶圓之下表面水平延伸。 1 9 ·如申請專利範圍第1 6項所述之方法，另包括 步驟： e ·由彈性材料塗覆沿含有I C之半導體晶圓之部份 之下表面延伸並連接至該下表面之導電性材料之一部份， 及 f .使塗有彈性材料之導電性材料之該部份與含有I C之半導體晶圓之該部份之下表面分開，俾此形成一彈簧 接觸裝置，由導電性材料連接至第一電路節點。 2〇.一種用以製造互接系統之方法，以提供一信號 徑路至具有水平上及下表面之半導體晶圓之一部份上所含 之一積體電路（I C )之一第一電路節點，該方法包括步 驟： 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐) 一 -20- (請先閲讀背面之注意事項再填寫本頁)
    538510 A8 B8 C8 D8 六、申請專利範圍5 a ·製造一孔，具有一內表面垂直延伸通過鄰近該I C之晶圓之一區域， (請先閱讀背面之注意事項再填寫本頁) b ·置一第一材料層於晶圓之下表面上及該孔之內表 面上；及 c ·置一第二導電性材料層於第一層上，第二層導電 性連接至第一電路節點。 2 1 .如申請專利範圍第2 0項所述之方法，另包括 步驟： d ·置一第三彈性導電性材料層於第二層上。 2 2 .如申請專利範圍第2 1項所述之方法，另包括 步驟： e ·沿延伸橫過該孔之一水平鋸線上垂直切割晶圓， 俾含有I C之半導體晶圓之部份包含沿鋸線上所形成之一 周邊邊緣，且其中，第一，第二，及第三層之一部份保持 連接於該周邊邊緣。 2 3 .如申請專利範圍第2 2項所述之方法，另包括 步驟： 經濟部智慧財產局員工消費合作社印製 f .移去第二層及含有IC之半導體晶圓之部份之下 表面間之第一層之一第一部份。 2 4 .如申請專利範圍第2 3項所述之方法，另包括 步驟： g _移去第二層及含有I C之半導體之部份之周邊邊 緣間之第一層之一第二部份。 2 5 ·如申請專利範圍第2 0項所述之方法，其中， 本張尺度適用中^國家標準（CNS ) A4規格(210X297公釐） '' -21 - 538510 8 8 8 8 ABCD 六、申請專利範圍6 構製於半導體晶圓之該部份之下表面上之第一層之一部份 包含一向下伸出之小丘。 (請先閱讀背面之注意事項再填寫本頁) 2 6 · —種用以互接第一積體電路（I C )晶片之第 一節點至第二I C晶片之第二節點之方法，其中，第一 I C晶片具有第一上表面，第一下表面，及周邊邊緣延伸於 第一上表面及第一下表面之間，且其中，第二I C晶片具 有第二上表面，該方法包括步驟： a ·提供一第一導電性墊於第一 I C晶片之第一下表 面上， b .提供一第二導電性墊於第二I C晶片之上表面上 ，連接至第二節點， c .構製一導體於第一 I C晶片之周邊邊緣上，延伸 於第一上表面及第一下表面之間， d ·導電性連接該導體至第一節點及第一導電性墊， 及 e ·導電性連接第一導電性墊至第二導電性墊。 經濟部智慧財產局員工消費合作社印製 2 7 ·如申請專利範圍第2 6項所述之方法，其中， 步驟e包含副步驟： e 1 ·置焊料於第一及第二墊之一上，及 e 2 .置第一 I C晶片於第二I C晶片上，俾焊料接 觸第一導電性墊及第二導電性墊。 2 8 · —種用以互接第一積體電路（；[c )晶片之第 —* 6卩點至弟一^ I C晶片之弟—^自丨5點之方法，其中，第一.j C晶片具有第一上表面，第一下表面，及周邊邊緣延伸於 本紙張尺度適用中國國家標準（CNS ) A4規格（21〇Χ297公釐） ' --- -22- 8 8 8 8 ABCD 538510 六、申請專利範圍7 第/上表面及第一下表面之間，且其中，第二1C晶片具 有第二上表面，該方法包括步驟： a _提供一彈簧接觸裝置連接至第一 I C晶片，彈簧 接觸裝置包含一導電性徑路連接至第一節點，其中，導電 性徑路包含一第一部份在I C晶片之周邊邊緣鄰近向下伸 出，並包含一第二部份在大致水平方向上邀伸於第一 I C 晶片之第一下表面下方之高度； b _提供一導電性墊於第二I C晶片之第二上表面上 導電性連接至第二節點；及 ， * c .導電性連接該導電性徑路彈簧接觸裝置之第二部 份至第二I C晶片之上表面上之導電性墊。 2 9 ·如申請專利範圍第2 8項所述之方法，其中， 該導電性徑路之第二部份延伸於第一 I C晶片之第一下表 面下方。 3 0 ·如申請專利範圍第2 8項所述之方法，其中， 該導電性徑路之第二部份包含一向下伸出之導電性小丘， 且其中，步驟c包含置第一 I C晶片於第二I C晶片上， 俾導電性小丘接觸第二I C晶片之第二上表面上之導電性 墊。 3 1 ·如申請專利範圍第2 8項所述之方法，其中， 該導電性徑路包含一第一導電性材料層，及一第二彈性導 電性材料層構製於第一層上。 3 2 .如申請專利範圍第2 8項所述之方法，其中， 該導電性徑路之第二部份延伸於第一 I C晶片之第一下表 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） (請先閱讀背面之注意事項再填寫本頁) 、1T .f 經濟部智慧財產局員工消費合作社印製 -23- 538510 ABCD 六、申請專利範圍8 面下方， 其中，導電性徑路之第二部份包含一向下伸出之導電 性小丘，且其中，步驟c包含置第一 I C晶片於第二I C 晶片上，俾導電性小丘接觸第二I C晶片之第二上表面上 之導電性墊，且 其中，導電性徑路包含一第一導電性材料層，及一第 二彈性導電性材料層構製於第一層上。 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準（CNS ) A4規格（210X297公釐） -24-
TW091105769A 2001-03-27 2002-03-25 In-street integrated circuit wafer via TW538510B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/819,181 US6910268B2 (en) 2001-03-27 2001-03-27 Method for fabricating an IC interconnect system including an in-street integrated circuit wafer via

Publications (1)

Publication Number Publication Date
TW538510B true TW538510B (en) 2003-06-21

Family

ID=25227416

Family Applications (1)

Application Number Title Priority Date Filing Date
TW091105769A TW538510B (en) 2001-03-27 2002-03-25 In-street integrated circuit wafer via

Country Status (4)

Country Link
US (1) US6910268B2 (zh)
AU (1) AU2002247383A1 (zh)
TW (1) TW538510B (zh)
WO (1) WO2002078083A2 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102811564A (zh) * 2011-05-31 2012-12-05 精材科技股份有限公司 转接板及其制作方法

Families Citing this family (107)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5914613A (en) 1996-08-08 1999-06-22 Cascade Microtech, Inc. Membrane probing system with local contact scrub
US6256882B1 (en) 1998-07-14 2001-07-10 Cascade Microtech, Inc. Membrane probing system
DE10143173A1 (de) 2000-12-04 2002-06-06 Cascade Microtech Inc Wafersonde
AU2002327490A1 (en) 2001-08-21 2003-06-30 Cascade Microtech, Inc. Membrane probing system
SG139508A1 (en) * 2001-09-10 2008-02-29 Micron Technology Inc Wafer dicing device and method
SG102639A1 (en) 2001-10-08 2004-03-26 Micron Technology Inc Apparatus and method for packing circuits
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US20030234443A1 (en) * 2001-10-26 2003-12-25 Staktek Group, L.P. Low profile stacking system and method
US6956284B2 (en) * 2001-10-26 2005-10-18 Staktek Group L.P. Integrated circuit stacking system and method
US7485951B2 (en) * 2001-10-26 2009-02-03 Entorian Technologies, Lp Modularized die stacking system and method
US7371609B2 (en) * 2001-10-26 2008-05-13 Staktek Group L.P. Stacked module systems and methods
US20060255446A1 (en) 2001-10-26 2006-11-16 Staktek Group, L.P. Stacked modules and method
US6914324B2 (en) * 2001-10-26 2005-07-05 Staktek Group L.P. Memory expansion and chip scale stacking system and method
KR100486832B1 (ko) * 2002-02-06 2005-05-03 삼성전자주식회사 반도체 칩과 적층 칩 패키지 및 그 제조 방법
AU2003217142A1 (en) * 2002-02-26 2003-09-09 Gautham Viswanadam Integrated circuit device and method of manufacturing thereof
TWI232560B (en) 2002-04-23 2005-05-11 Sanyo Electric Co Semiconductor device and its manufacture
SG142115A1 (en) * 2002-06-14 2008-05-28 Micron Technology Inc Wafer level packaging
TWI229435B (en) 2002-06-18 2005-03-11 Sanyo Electric Co Manufacture of semiconductor device
JP4443865B2 (ja) * 2002-06-24 2010-03-31 富士フイルム株式会社 固体撮像装置およびその製造方法
TWI227550B (en) * 2002-10-30 2005-02-01 Sanyo Electric Co Semiconductor device manufacturing method
US20050023260A1 (en) * 2003-01-10 2005-02-03 Shinya Takyu Semiconductor wafer dividing apparatus and semiconductor device manufacturing method
US20040156177A1 (en) * 2003-02-12 2004-08-12 Matsushita Electric Industrial Co., Ltd. Package of electronic components and method for producing the same
TWI229890B (en) * 2003-04-24 2005-03-21 Sanyo Electric Co Semiconductor device and method of manufacturing same
SG119185A1 (en) 2003-05-06 2006-02-28 Micron Technology Inc Method for packaging circuits and packaged circuits
US7057404B2 (en) 2003-05-23 2006-06-06 Sharp Laboratories Of America, Inc. Shielded probe for testing a device under test
JP4401181B2 (ja) 2003-08-06 2010-01-20 三洋電機株式会社 半導体装置及びその製造方法
JP2005123569A (ja) * 2003-09-25 2005-05-12 Minami Kk ウエハの印刷配線基板への実装方法
SG120123A1 (en) * 2003-09-30 2006-03-28 Micron Technology Inc Castellated chip-scale packages and methods for fabricating the same
US7091124B2 (en) 2003-11-13 2006-08-15 Micron Technology, Inc. Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US8084866B2 (en) 2003-12-10 2011-12-27 Micron Technology, Inc. Microelectronic devices and methods for filling vias in microelectronic devices
KR100621992B1 (ko) * 2003-11-19 2006-09-13 삼성전자주식회사 이종 소자들의 웨이퍼 레벨 적층 구조와 방법 및 이를이용한 시스템-인-패키지
WO2005065258A2 (en) 2003-12-24 2005-07-21 Cascade Microtech, Inc. Active wafer probe
US20050247894A1 (en) 2004-05-05 2005-11-10 Watkins Charles M Systems and methods for forming apertures in microfeature workpieces
US7232754B2 (en) 2004-06-29 2007-06-19 Micron Technology, Inc. Microelectronic devices and methods for forming interconnects in microelectronic devices
SG120200A1 (en) * 2004-08-27 2006-03-28 Micron Technology Inc Slanted vias for electrical circuits on circuit boards and other substrates
US7300857B2 (en) 2004-09-02 2007-11-27 Micron Technology, Inc. Through-wafer interconnects for photoimager and memory wafers
US7760513B2 (en) 2004-09-03 2010-07-20 Entorian Technologies Lp Modified core for circuit module system and method
US7443023B2 (en) 2004-09-03 2008-10-28 Entorian Technologies, Lp High capacity thin module system
US7423885B2 (en) 2004-09-03 2008-09-09 Entorian Technologies, Lp Die module system
WO2006031646A2 (en) 2004-09-13 2006-03-23 Cascade Microtech, Inc. Double sided probing structures
US7271482B2 (en) 2004-12-30 2007-09-18 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US7535247B2 (en) 2005-01-31 2009-05-19 Cascade Microtech, Inc. Interface for testing semiconductors
US7656172B2 (en) 2005-01-31 2010-02-02 Cascade Microtech, Inc. System for testing semiconductors
DE102005010308B4 (de) * 2005-03-03 2017-07-27 First Sensor Microelectronic Packaging Gmbh Verfahren zur Herstellung von Chips mit lötfähigen Anschlüssen auf der Rückseite
US7795134B2 (en) 2005-06-28 2010-09-14 Micron Technology, Inc. Conductive interconnect structures and formation methods using supercritical fluids
US7863187B2 (en) 2005-09-01 2011-01-04 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7262134B2 (en) 2005-09-01 2007-08-28 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
TWI324800B (en) * 2005-12-28 2010-05-11 Sanyo Electric Co Method for manufacturing semiconductor device
US20070235872A1 (en) * 2006-03-28 2007-10-11 Ping-Chang Wu Semiconductor package structure
US7749899B2 (en) 2006-06-01 2010-07-06 Micron Technology, Inc. Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces
US7403028B2 (en) 2006-06-12 2008-07-22 Cascade Microtech, Inc. Test structure and probe for differential signals
US7723999B2 (en) 2006-06-12 2010-05-25 Cascade Microtech, Inc. Calibration structures for differential signal probing
US7764072B2 (en) 2006-06-12 2010-07-27 Cascade Microtech, Inc. Differential signal probing system
US8581380B2 (en) * 2006-07-10 2013-11-12 Stats Chippac Ltd. Integrated circuit packaging system with ultra-thin die
US7629249B2 (en) 2006-08-28 2009-12-08 Micron Technology, Inc. Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US7902643B2 (en) 2006-08-31 2011-03-08 Micron Technology, Inc. Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
KR101259535B1 (ko) * 2006-09-27 2013-05-06 타이코에이엠피(유) 커넥터
US7417310B2 (en) 2006-11-02 2008-08-26 Entorian Technologies, Lp Circuit module having force resistant construction
TWI376774B (en) * 2007-06-08 2012-11-11 Cyntec Co Ltd Three dimensional package structure
US8723332B2 (en) 2007-06-11 2014-05-13 Invensas Corporation Electrically interconnected stacked die assemblies
WO2008157722A1 (en) * 2007-06-19 2008-12-24 Vertical Circuits, Inc. Wafer level surface passivation of stackable integrated circuit chips
WO2008157779A2 (en) * 2007-06-20 2008-12-24 Vertical Circuits, Inc. Three-dimensional circuitry formed on integrated circuit device using two- dimensional fabrication
US7876114B2 (en) 2007-08-08 2011-01-25 Cascade Microtech, Inc. Differential waveguide probe
SG150404A1 (en) * 2007-08-28 2009-03-30 Micron Technology Inc Semiconductor assemblies and methods of manufacturing such assemblies
SG150410A1 (en) 2007-08-31 2009-03-30 Micron Technology Inc Partitioned through-layer via and associated systems and methods
WO2009035849A2 (en) 2007-09-10 2009-03-19 Vertical Circuits, Inc. Semiconductor die mount by conformal die coating
SG152086A1 (en) * 2007-10-23 2009-05-29 Micron Technology Inc Packaged semiconductor assemblies and associated systems and methods
US7884015B2 (en) 2007-12-06 2011-02-08 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US8018065B2 (en) * 2008-02-28 2011-09-13 Atmel Corporation Wafer-level integrated circuit package with top and bottom side electrical connections
CN103325764B (zh) * 2008-03-12 2016-09-07 伊文萨思公司 支撑安装的电互连管芯组件
US8017451B2 (en) 2008-04-04 2011-09-13 The Charles Stark Draper Laboratory, Inc. Electronic modules and methods for forming the same
US8273603B2 (en) 2008-04-04 2012-09-25 The Charles Stark Draper Laboratory, Inc. Interposers, electronic modules, and methods for forming the same
US7863159B2 (en) * 2008-06-19 2011-01-04 Vertical Circuits, Inc. Semiconductor die separation method
US9153517B2 (en) 2008-05-20 2015-10-06 Invensas Corporation Electrical connector between die pad and z-interconnect for stacked die assemblies
US20090321861A1 (en) * 2008-06-26 2009-12-31 Micron Technology, Inc. Microelectronic imagers with stacked lens assemblies and processes for wafer-level packaging of microelectronic imagers
FI122217B (fi) 2008-07-22 2011-10-14 Imbera Electronics Oy Monisirupaketti ja valmistusmenetelmä
US7888957B2 (en) 2008-10-06 2011-02-15 Cascade Microtech, Inc. Probing apparatus with impedance optimized interface
US7863722B2 (en) 2008-10-20 2011-01-04 Micron Technology, Inc. Stackable semiconductor assemblies and methods of manufacturing such assemblies
WO2010059247A2 (en) 2008-11-21 2010-05-27 Cascade Microtech, Inc. Replaceable coupon for a probing apparatus
US8082537B1 (en) 2009-01-28 2011-12-20 Xilinx, Inc. Method and apparatus for implementing spatially programmable through die vias in an integrated circuit
US7989959B1 (en) * 2009-01-29 2011-08-02 Xilinx, Inc. Method of forming stacked-die integrated circuit
US8987868B1 (en) 2009-02-24 2015-03-24 Xilinx, Inc. Method and apparatus for programmable heterogeneous integration of stacked semiconductor die
US7993976B2 (en) 2009-06-12 2011-08-09 Stats Chippac, Ltd. Semiconductor device and method of forming conductive vias with trench in saw street
JP5963671B2 (ja) 2009-06-26 2016-08-03 インヴェンサス・コーポレーション ジグザクの構成でスタックされたダイに関する電気的相互接続
US20110014746A1 (en) * 2009-07-17 2011-01-20 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Conductive TSV in Peripheral Region of Die Prior to Wafer Singulaton
WO2011056668A2 (en) 2009-10-27 2011-05-12 Vertical Circuits, Inc. Selective die electrical insulation additive process
TWI544604B (zh) 2009-11-04 2016-08-01 英維瑟斯公司 具有降低應力電互連的堆疊晶粒總成
KR101078743B1 (ko) 2010-04-14 2011-11-02 주식회사 하이닉스반도체 스택 패키지
US9015023B2 (en) 2010-05-05 2015-04-21 Xilinx, Inc. Device specific configuration of operating voltage
CN103080737B (zh) 2010-08-06 2015-04-08 Dna电子有限公司 用于感测流体性质的方法和设备
TW201216439A (en) * 2010-10-08 2012-04-16 Universal Scient Ind Co Ltd Chip stacked structure
US20120261805A1 (en) * 2011-04-14 2012-10-18 Georgia Tech Research Corporation Through package via structures in panel-based silicon substrates and methods of making the same
KR20120135626A (ko) * 2011-06-07 2012-12-17 삼성전자주식회사 반도체 칩 패키지의 제조 방법
US8824706B2 (en) 2011-08-30 2014-09-02 Qualcomm Mems Technologies, Inc. Piezoelectric microphone fabricated on glass
US8724832B2 (en) 2011-08-30 2014-05-13 Qualcomm Mems Technologies, Inc. Piezoelectric microphone fabricated on glass
US8811636B2 (en) 2011-11-29 2014-08-19 Qualcomm Mems Technologies, Inc. Microspeaker with piezoelectric, metal and dielectric membrane
US9000490B2 (en) 2013-04-19 2015-04-07 Xilinx, Inc. Semiconductor package having IC dice and voltage tuners
US9257396B2 (en) 2014-05-22 2016-02-09 Invensas Corporation Compact semiconductor package and related methods
US9490195B1 (en) 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9825002B2 (en) 2015-07-17 2017-11-21 Invensas Corporation Flipped die stack
US9871019B2 (en) 2015-07-17 2018-01-16 Invensas Corporation Flipped die stack assemblies with leadframe interconnects
US9893058B2 (en) * 2015-09-17 2018-02-13 Semiconductor Components Industries, Llc Method of manufacturing a semiconductor device having reduced on-state resistance and structure
US9508691B1 (en) 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US10566310B2 (en) 2016-04-11 2020-02-18 Invensas Corporation Microelectronic packages having stacked die and wire bond interconnects
US9595511B1 (en) 2016-05-12 2017-03-14 Invensas Corporation Microelectronic packages and assemblies with improved flyby signaling operation
US9728524B1 (en) 2016-06-30 2017-08-08 Invensas Corporation Enhanced density assembly having microelectronic packages mounted at substantial angle to board
US10319696B1 (en) * 2018-05-10 2019-06-11 Micron Technology, Inc. Methods for fabricating 3D semiconductor device packages, resulting packages and systems incorporating such packages

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3648131A (en) * 1969-11-07 1972-03-07 Ibm Hourglass-shaped conductive connection through semiconductor structures
US3781683A (en) 1971-03-30 1973-12-25 Ibm Test circuit configuration for integrated semiconductor circuits and a test system containing said configuration
US3849872A (en) 1972-10-24 1974-11-26 Ibm Contacting integrated circuit chip terminal through the wafer kerf
US6330164B1 (en) 1985-10-18 2001-12-11 Formfactor, Inc. Interconnect assemblies and methods including ancillary electronic component connected in immediate proximity of semiconductor device
US4984358A (en) 1989-03-10 1991-01-15 Microelectronics And Computer Technology Corporation Method of assembling stacks of integrated circuit dies
US5185502A (en) 1989-12-01 1993-02-09 Cray Research, Inc. High power, high density interconnect apparatus for integrated circuits
CA2115553C (en) 1991-09-30 2002-08-20 Deepak Keshav Pai Plated compliant lead
US5442282A (en) 1992-07-02 1995-08-15 Lsi Logic Corporation Testing and exercising individual, unsingulated dies on a wafer
US5371654A (en) 1992-10-19 1994-12-06 International Business Machines Corporation Three dimensional high performance interconnection package
DE69333551T2 (de) 1993-02-04 2005-06-23 Cornell Research Foundation, Inc. Einzelmaskenprozess zum Herstellen von Mikrostrukturen, Einkristallherstellungsverfahren
JPH0721968A (ja) 1993-07-06 1995-01-24 Canon Inc カンチレバー型変位素子、及びこれを用いたカンチレバー型プローブ、及びこれを用いた走査型探針顕微鏡並びに情報処理装置
US5386341A (en) 1993-11-01 1995-01-31 Motorola, Inc. Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape
US6336269B1 (en) 1993-11-16 2002-01-08 Benjamin N. Eldridge Method of fabricating an interconnection element
US5373627A (en) 1993-11-23 1994-12-20 Grebe; Kurt R. Method of forming multi-chip module with high density interconnections
TW312079B (zh) 1994-06-06 1997-08-01 Ibm
JPH07333232A (ja) 1994-06-13 1995-12-22 Canon Inc 探針を有するカンチレバーの形成方法
US6080596A (en) 1994-06-23 2000-06-27 Cubic Memory Inc. Method for forming vertical interconnect process for silicon segments with dielectric isolation
US5915170A (en) 1994-09-20 1999-06-22 Tessera, Inc. Multiple part compliant interface for packaging of a semiconductor chip and method therefor
US5998864A (en) 1995-05-26 1999-12-07 Formfactor, Inc. Stacking semiconductor devices, particularly memory chips
US5832600A (en) * 1995-06-06 1998-11-10 Seiko Epson Corporation Method of mounting electronic parts
US5613861A (en) 1995-06-07 1997-03-25 Xerox Corporation Photolithographically patterned spring contact
JP3838381B2 (ja) 1995-11-22 2006-10-25 株式会社アドバンテスト プローブカード
US5723907A (en) 1996-06-25 1998-03-03 Micron Technology, Inc. Loc simm
US5822856A (en) 1996-06-28 1998-10-20 International Business Machines Corporation Manufacturing circuit board assemblies having filled vias
US5981314A (en) * 1996-10-31 1999-11-09 Amkor Technology, Inc. Near chip size integrated circuit package
US5847445A (en) 1996-11-04 1998-12-08 Micron Technology, Inc. Die assemblies using suspended bond wires, carrier substrates and dice having wire suspension structures, and methods of fabricating same
US6059982A (en) 1997-09-30 2000-05-09 International Business Machines Corporation Micro probe assembly and method of fabrication
JPH11186688A (ja) 1997-10-14 1999-07-09 Murata Mfg Co Ltd ハイブリッドｉｃおよびそれを用いた電子装置
US5888884A (en) 1998-01-02 1999-03-30 General Electric Company Electronic device pad relocation, precision placement, and packaging in arrays
US6114221A (en) 1998-03-16 2000-09-05 International Business Machines Corporation Method and apparatus for interconnecting multiple circuit chips
FR2794570B1 (fr) 1999-06-04 2003-07-18 Gemplus Card Int Procede de fabrication de dispositif portable a circuit integre avec chemins de conduction electrique

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102811564A (zh) * 2011-05-31 2012-12-05 精材科技股份有限公司 转接板及其制作方法
CN102811564B (zh) * 2011-05-31 2015-06-17 精材科技股份有限公司 转接板及其制作方法

Also Published As

Publication number Publication date
WO2002078083A3 (en) 2003-03-20
US6910268B2 (en) 2005-06-28
AU2002247383A1 (en) 2002-10-08
US20020139577A1 (en) 2002-10-03
WO2002078083A2 (en) 2002-10-03

Similar Documents

Publication Publication Date Title
TW538510B (en) In-street integrated circuit wafer via
US6448661B1 (en) Three-dimensional multi-chip package having chip selection pads and manufacturing method thereof
US9312253B2 (en) Heterogeneous integration of memory and split-architecture processor
CN110085523B (zh) 半导体器件以及其制造方法
KR100837269B1 (ko) 웨이퍼 레벨 패키지 및 그 제조 방법
TWI593055B (zh) 封裝結構及封裝方法
JP4659488B2 (ja) 半導体装置及びその製造方法
TWI327768B (en) Interconnecting substrates for microelectronic dies, methods for forming vias in such substrates, and methods for packaging microelectronic devices
US6462427B2 (en) Semiconductor chip, set of semiconductor chips and multichip module
US5668409A (en) Integrated circuit with edge connections and method
US20070246837A1 (en) IC chip package with minimized packaged-volume
JP2008141061A (ja) 半導体装置
JP2008182224A (ja) スタック・パッケージ及びスタック・パッケージの製造方法
CN107591390A (zh) 封装结构
CN108335987B (zh) 半导体封装及其制造方法
US8039967B2 (en) Wiring substrate with a wire terminal
KR101227078B1 (ko) 반도체 패키지 및 그 형성방법
TW202226501A (zh) 具有呈階梯結構的接墊的半導體封裝
JP2010245157A (ja) 配線用部品及びその製造方法、並びに該配線用部品を組み込んで用いる電子デバイスパッケージ及びその製造方法
JP2023163141A (ja) 半導体パッケージ及びそれを含む電子装置
CN100565853C (zh) 半导体装置及其制造方法、电路基板和电子机器
TWI497677B (zh) 具有側邊矽貫通電極之半導體結構與其形成方法
WO2007008171A3 (en) Integrated circuit device and method of manufacturing thereof
US7816176B2 (en) Method of manufacturing electronic component package
TWI566354B (zh) 中介板及其製法

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees