TW455926B - Silylation method for reducing critical dimension loss and resist loss - Google Patents
Silylation method for reducing critical dimension loss and resist loss Download PDFInfo
- Publication number
- TW455926B TW455926B TW089117184A TW89117184A TW455926B TW 455926 B TW455926 B TW 455926B TW 089117184 A TW089117184 A TW 089117184A TW 89117184 A TW89117184 A TW 89117184A TW 455926 B TW455926 B TW 455926B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- photoresist
- photoresist layer
- item
- light
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 74
- 238000006884 silylation reaction Methods 0.000 title abstract description 8
- 238000005530 etching Methods 0.000 claims abstract description 31
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 23
- 239000010703 silicon Substances 0.000 claims abstract description 23
- 239000003795 chemical substances by application Substances 0.000 claims abstract description 12
- 229920002120 photoresistant polymer Polymers 0.000 claims description 67
- 230000008569 process Effects 0.000 claims description 36
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 22
- 239000000463 material Substances 0.000 claims description 10
- 230000002079 cooperative effect Effects 0.000 claims description 8
- 150000001335 aliphatic alkanes Chemical class 0.000 claims description 7
- 230000009977 dual effect Effects 0.000 claims description 5
- 230000003287 optical effect Effects 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 claims description 4
- 239000000126 substance Substances 0.000 claims description 4
- 230000003667 anti-reflective effect Effects 0.000 claims description 3
- 238000001459 lithography Methods 0.000 claims description 3
- 239000004576 sand Substances 0.000 claims description 3
- 238000012546 transfer Methods 0.000 claims description 3
- 210000000941 bile Anatomy 0.000 claims description 2
- 230000004888 barrier function Effects 0.000 claims 2
- 229940008099 dimethicone Drugs 0.000 claims 2
- 235000013870 dimethyl polysiloxane Nutrition 0.000 claims 2
- 239000004205 dimethyl polysiloxane Substances 0.000 claims 2
- NIHNNTQXNPWCJQ-UHFFFAOYSA-N fluorene Chemical compound C1=CC=C2CC3=CC=CC=C3C2=C1 NIHNNTQXNPWCJQ-UHFFFAOYSA-N 0.000 claims 2
- FFUAGWLWBBFQJT-UHFFFAOYSA-N hexamethyldisilazane Chemical compound C[Si](C)(C)N[Si](C)(C)C FFUAGWLWBBFQJT-UHFFFAOYSA-N 0.000 claims 2
- 239000000906 photoactive agent Substances 0.000 claims 2
- 229920000435 poly(dimethylsiloxane) Polymers 0.000 claims 2
- PCTMTFRHKVHKIS-BMFZQQSSSA-N (1s,3r,4e,6e,8e,10e,12e,14e,16e,18s,19r,20r,21s,25r,27r,30r,31r,33s,35r,37s,38r)-3-[(2r,3s,4s,5s,6r)-4-amino-3,5-dihydroxy-6-methyloxan-2-yl]oxy-19,25,27,30,31,33,35,37-octahydroxy-18,20,21-trimethyl-23-oxo-22,39-dioxabicyclo[33.3.1]nonatriaconta-4,6,8,10 Chemical compound C1C=C2C[C@@H](OS(O)(=O)=O)CC[C@]2(C)[C@@H]2[C@@H]1[C@@H]1CC[C@H]([C@H](C)CCCC(C)C)[C@@]1(C)CC2.O[C@H]1[C@@H](N)[C@H](O)[C@@H](C)O[C@H]1O[C@H]1/C=C/C=C/C=C/C=C/C=C/C=C/C=C/[C@H](C)[C@@H](O)[C@@H](C)[C@H](C)OC(=O)C[C@H](O)C[C@H](O)CC[C@@H](O)[C@H](O)C[C@H](O)C[C@](O)(C[C@H](O)[C@H]2C(O)=O)O[C@H]2C1 PCTMTFRHKVHKIS-BMFZQQSSSA-N 0.000 claims 1
- 239000013543 active substance Substances 0.000 claims 1
- 229930013930 alkaloid Natural products 0.000 claims 1
- 230000003628 erosive effect Effects 0.000 claims 1
- 238000009434 installation Methods 0.000 claims 1
- 230000000873 masking effect Effects 0.000 claims 1
- 238000000059 patterning Methods 0.000 abstract description 3
- 210000002945 adventitial reticular cell Anatomy 0.000 description 15
- 239000004065 semiconductor Substances 0.000 description 6
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- 239000001301 oxygen Substances 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 5
- 229910000077 silane Inorganic materials 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 229910052770 Uranium Inorganic materials 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- -1 hydroxy hydroxy Chemical group 0.000 description 3
- 238000012856 packing Methods 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- 238000002444 silanisation Methods 0.000 description 3
- JFALSRSLKYAFGM-UHFFFAOYSA-N uranium(0) Chemical compound [U] JFALSRSLKYAFGM-UHFFFAOYSA-N 0.000 description 3
- UGFAIRIUMAVXCW-UHFFFAOYSA-N Carbon monoxide Chemical compound [O+]#[C-] UGFAIRIUMAVXCW-UHFFFAOYSA-N 0.000 description 2
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 229910002091 carbon monoxide Inorganic materials 0.000 description 2
- 210000004027 cell Anatomy 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- RWWSXNKVUWCKNF-UHFFFAOYSA-N 1,1,2,2,3,3-hexamethyltrisilirane Chemical compound C[Si]1(C)[Si](C)(C)[Si]1(C)C RWWSXNKVUWCKNF-UHFFFAOYSA-N 0.000 description 1
- RYHBNJHYFVUHQT-UHFFFAOYSA-N 1,4-Dioxane Chemical compound C1COCCO1 RYHBNJHYFVUHQT-UHFFFAOYSA-N 0.000 description 1
- UOMZPAXTBARYOX-UHFFFAOYSA-N 2-isocyanatoethyl(trimethyl)silane Chemical compound C[Si](C)(C)CCN=C=O UOMZPAXTBARYOX-UHFFFAOYSA-N 0.000 description 1
- 206010001513 AIDS related complex Diseases 0.000 description 1
- 235000002566 Capsicum Nutrition 0.000 description 1
- 229910052692 Dysprosium Inorganic materials 0.000 description 1
- 241000758706 Piperaceae Species 0.000 description 1
- DHKHKXVYLBGOIT-UHFFFAOYSA-N acetaldehyde Diethyl Acetal Natural products CCOC(C)OCC DHKHKXVYLBGOIT-UHFFFAOYSA-N 0.000 description 1
- 150000001241 acetals Chemical class 0.000 description 1
- 125000000217 alkyl group Chemical group 0.000 description 1
- 230000029936 alkylation Effects 0.000 description 1
- 238000005804 alkylation reaction Methods 0.000 description 1
- 150000001412 amines Chemical class 0.000 description 1
- 235000013527 bean curd Nutrition 0.000 description 1
- 230000003796 beauty Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000013043 chemical agent Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- KBQHZAAAGSGFKK-UHFFFAOYSA-N dysprosium atom Chemical compound [Dy] KBQHZAAAGSGFKK-UHFFFAOYSA-N 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- NEXSMEBSBIABKL-UHFFFAOYSA-N hexamethyldisilane Chemical class C[Si](C)(C)[Si](C)(C)C NEXSMEBSBIABKL-UHFFFAOYSA-N 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229920003986 novolac Polymers 0.000 description 1
- 230000000414 obstructive effect Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000005424 photoluminescence Methods 0.000 description 1
- 239000000049 pigment Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000012925 reference material Substances 0.000 description 1
- 150000003839 salts Chemical class 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0035—Multiple processes, e.g. applying a further resist layer on an already in a previously step, processed pattern or textured surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/68—Preparation processes not covered by groups G03F1/20 - G03F1/50
- G03F1/80—Etching
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/004—Photosensitive materials
- G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
- G03F7/091—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers characterised by antireflection means or light filtering or absorbing means, e.g. anti-halation, contrast enhancement
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
- H01L21/0276—Photolithographic processes using an anti-reflective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76813—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving a partial via etch
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Architecture (AREA)
- Structural Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Description
經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明() 發明背# 1.持ϋ領城 本發明係關於半導體的製造方法,尤其是矽烷化半導 體元件,κ降低光阻損失,且更可靠地提供臨界尺寸 (C D )结構之方法。 2 .相關坊椒說明 技銜上改善半導體製造之结果,需要積極地縮小元件 基本律^ Μ增加光徹影製程的生產力和效率。在半導體 製程中,在形成光阻層之前,要先形成一抗反射塗層 (A R C )。在傳統的製程中,傾向薄化光阻,Μ打開微影 製程窗。此外,採用厚的A R C , Κ抑制基板變動。但是, 在A R C開口製程期間,當使用較薄的光阻和較厚的A R C時 ,臨界尺寸和光阻厚度損失會變得愈來愈明顯。 在A R C開口製程中,使用高氧或一氧化碳氣流,不僅 會消耗大量的光阻,而且由於氧的關係,也會橫向蝕刻 ,所Μ將會造成臨界尺寸損失。此在包含光姐對A R C的 選擇比約為1 : 1之典型製程中特別明顯。此表示要開1 〇 〇 n m 的A R C開口,就要消耗掉1 Ο 0 n in的光阻。例如,在雙讓嵌 (D D )製程中,使用高氧氣流縮小溝渠蝕刻(通路孔第一 次蝕刻)時的”柵欄 ' 會引進跟6 Ο n m —樣大之蝕刻偏差 (蝕刻偏差=蝕刻後的臨界尺寸-蝕刻前的臨界尺寸_)。 (柵襴是一種结構,其會當雙鑲嵌結構第一次蝕刻通路 孔和第二次蝕刻渠時,伸進在蝕刻溝渠後的上溝渠之中 。)因此,線/空間圖案的徹影製程會曝光不足,而產 -3 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 裝----J----訂---------線 - - - (請先閱讀背面之注意事項再填寫本頁> 經濟部智慧財產局員工消費合作社印製 5 A V -' 」 A7 _B7__ 五、發明說明(2 ) 生此一問題,其會顯著降低微影製程窗。此外,在ARC 開口製程中,含有蝕刻化學票品之氧和/或一氧化碳通 常會增加光阻的扇彩,而且/或光咀圖案會不規則轉移 。此也會顯著減小微影製程窗。 因此,需要有一種方法,可Μ在A R C開口製程期間^ 保護光阻和臨界尺寸。另外還需要有一種方法*其允許 可以在光阻層之下,使用具有較厚ARC層之相當薄的光 姐。 賭明概沭 一種在蝕刻時可K減少臨界尺寸損失和光阻損失尺寸 的方法,包含提供一具有抗反射層形成在其上之介電質 層,和製作在抗反射層上之光姐層的圖案。將光阳層曝 露在包含矽之作用劑中,而此作用劑會與光胆起反應, Μ在光阻層曝露的表面上形成矽烷化區域。使用矽烷化 區域當作蝕刻遮罩蝕刻抗反射層,其中矽烷化區域比抗 反射層和光阻層更能抵抗蝕刻。 另一種在蝕刻時保持臨界尺寸和提供對光阻材料抗蝕 刻之方法,包含:提供一具有抗反射層形成在其上之介 電質層,和茌抗反射層之上形成光阻。利用微影製程製 作光咀的圖察,且利用乾性含矽化學作用劑矽烷化該光 阻,Μ在光阻的表面上形成矽烷化區域。採用該矽烷化 區域當作蝕刻遮罩,蝕刻貫穿抗反射曆而進入介電質層 ,其中該砂燒化區域保護光阻層,以免變成扇形 一種形成雙鑲嵌结構之方法,包含:提供一具有抗反 -4 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 裝-----r I--訂---------線. - - - (請先閲讀背面之注意事項再填寫本頁) 4 5 5 y , - A7 _B7五、發明說明() 經濟邨智慧財產局員工消費合作社印製 第之光當射形第用層蝕和質 的。: 約0H阻阻 的 之矽一域反中之作阻作層電 中驟含 U 在有光光 明 上含第區抗之層之光當射介 劑步包50持含之之 發 層包在化bh層射矽二域反在 用之可間維好上度 本 射在而烷域質反含第區抗渠 作中還ca力最層深 ,。 反露,矽區電抗包在化比溝 之烷法0°壓含射層 例顯 抗曝應用化介在在而烷域體 矽甲方15,包反射 施明 在層反使烷在將露,砂區導 含二該和間可抗反 實更 成阻起。矽且且曝應用化成 包基。P 期層在抗 之會 形光層域中而,層反使烷形 在甲品50驟阻作於 明將 将一阻匾其,層阻起。矽後 露六學約步光製小 說點 ,第光化,刻阻光層域中然。曝在化在露。。度 細優 層將 j 烷層蝕光二阻區其。構層露乾持曝驟阻深 詳和 質且第矽射抗一第光化,刻結阻曝作維在步光其 而徵 電,與成反抵第將二烷層蝕嵌光層當度:的光含 式特 介案劑形抗能除。第矽射抗鑲將阻入溫含間感包 圖., 之圓用上刻更移案與成反抵雙,光引,包之線可 關的 上成作面蝕層後圖劑形抗能成中將宜間可ΓΓ外,。相目 其作此表,阻然作用上刻更形法含烷期也To紫驟驟考的 在製,的罩光。製作面蝕層以方包甲驟法00.深步步參他 成靥中露遮一孔層此表,阻,一可二步方02之的的面其 形阻劑曝刻第路胆。的罩光中另,基露該rft劑案成下和 層光用層蝕和通光中露遮二之在驟甲曝 cor用圓形由些 射一作阻作層成二劑曝刻第層 步六在驟1T作層層 這 ' _裝|_| 丨訂----1!—^ (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CMS)A4規格(210 X 297公釐) 4559 ‘ A7 _B7五、發明說明(4 ) 明 說 患 0 之 式 圖 其 後 於 例 胞 實 佳 較 明 說 翻 詳 圖 各 面 下 考 參 將 明 發 本 中 層 質 電 /r 有 具 其 件 元 曲g aw- 導 半 之 BM 發 據 根 為 圖 1 第 沮 光 的 圖 件 面元 截體 橫導 的半 上之 其圖 在 1 積第 沉將 層 , Er 光發 和本 層據 塗根 射為 反圖 抗 2 有第 且 阻 光 的 件 元 1 導 半 之 圖 2 第 ; 將 圖 , 面 明 截發 橫本 的據 後拫 案為 圖 圖 作 3 製第 層 反 抗 的 件 元 農 導 半 之 圖 3 第 將 • 1 , 圖明 面發 截本 黃 崖 J1 +J 勺 艮 -Cl rf, 後為 化 圖 烷 4 矽第 層 電 介 的 件 元 曲豆 8H 導 半 之 圖 4 第 ; 將 圖 , 面明 截發 橫本 的據 後根 口為 開圖 作 5 層第 寸 0¾ 阻後 b 、71 /1 的烷 件矽 元其 體將 導並 半案 之 圖 圖作 5 製 第 層 將阻 •’ ,光 圖明的 面發外 截本另 璜虜 f ίτ +Τ un 的根 , 後為後 刻圖之 蝕 e 除 層第移 質 層 反 抗 勺 ,日 件 元 曲豆 導 半 之 圖 11 第 夕寸 MaM 明 發 本 據 ; 根 圖為 面 圖 截 7 橫第 的 (請先閲讀背面之注音^事項再填寫本頁) 裝·----^---1 訂·---1----線_ 經濟部智慧財產局員工消費合作社印製 質 電 介 件 元 體 導 半 之 ; 圖 圖 7 面第 截將 橫 , 勺 月 >3J rr·?' 後發 口本 開據 次拫 一 為 作圖 再 8 層第 射 線 及導 Μ 的 ; 件。 圖元圖 面體面 截導截 橫半橫 的之的 孔圖後 路 〇〇 充 通 第 填 和將料 渠 ,材 溝明電 線發導 導本用 成據 , 形根孔 而為路 ,圖通 HJ 1 4^ 9 f 蝕第渠 層 溝 施 實 佳 較 3 ΕΓΤ '兄 S1-D WIJJ Λν^ρ- 詳 件 元 體 導 半 化 烷 矽 是 其 尤 造 y-c 莩 SH fls 導 半 於 穿111 係 明 發 本 本紙張尺度遶用中國國家標準(CNS)A4規格(2】0 X 297公釐) 4 5 5 9 五、發明說明(° ) ,Μ降低光阻損失, 之方法。本發明包含 ,以在開抗反射塗層 的抗蝕刻性。本發明 刻下位層具有足夠的 發明。為了方便起見 ,本發明的範圍更廣 射塗曆之结構中。 現在詳細參考圖式 憶體元件,處理器, 圖示之元件1 0為部分 層Μ上和以下的半導 含介電質層1 2。介電 璃或其他適當的介電 成在介電質層1 2之上 A7 B7 且更可靠地提供臨界尺寸(C D )结構 在光阻製作圖案之後的矽烷化製程 (A R C )開口之前,先建立光阻材料 要使光阻材料對開A R C層開口和独 抗轴刻性。琨在將更詳细的說明本 ,本發明將參考雙鑲嵌结構。但是 ,且可應用到任何採用光蛆和抗反 ,其中在所有的幾®圖式中,栢同 的參考圖示表示相似或相同的組件,從第1圖開始,其 圖示一半導體元件,一般稱為元件1 〇 ^元件]0可包含記 晶片或任何其他的漬體電路元件。 製造的元件,其可包含圖中所示之 體組件。根據本發明之圖式說明包 質層1 2可包含氧化物,氮化物,玻 質材料。抗反射塗層(A R C ) 1 4係形 。其宜採用平坦化的有機物,如由 rewer Science公司出產之DUV30。也可Μ使用其他型 (諳先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 之 式 和層 8 之 6 3 过 4,所 第號 ^ 4 禾 2 -ir OC 專. 國 ο _ 6 0. f -1. 如 入 納 會 都 也 處 此 光 射 反 R 勺 ή Θ , 光 考之 參上 其 料 材 機 有 含 包 宜 在 成 形 係 6 T1 層 αΗ 光 其光 在 射 上 人之 少14 減層 Μ ^ 可i 光 外 紫DU 深型 一 烯 為三 宜基 喔 羥 阻多 m 光 含 包 可 6 1—_ 層2 i 9 姐 4 光 5 。 第 料利 材專 光國 感美 V)如 ο ΪΊ 3 9 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 5 5. A7 __B7__ 五、發明說明(3 ) 5 , 8 7 6 , 9 0 0號所述之ε S C A P和乙縮醛光阻,此處會訥入參 考。也可K採用其他型式的光阻,如美國專利第 5 , 5 8 0 , 6 9 4號所述之1 9 3先阻,或美國專利第5 , 3 6 2 , 5 9 9 號所述之酚醛清漆光阻,此處會將二者納入參考。光驵 層1 6宜包含一具有Ο Η活性群之光阻。根據本發明,光砠 層1 6可Μ比A R C層1 4更薄.但是宜比A R C層1 4更厚。較厚 的光阻層1 6在經驗上有較小的扇形。 參考第2圖,利用微影製程技術製作光阻層1 6的圖案 。將光姐層1 6曝光(或用電子束放射),然後顯影,以打 開部分的光姐層,以曝露A R C層1 4。人射在A R C層1 4上之 光線大部分會被吸收。 經濟部智慧財產局員工消費合作社印製 ί II! - I i I t— L---- 訂. (請先閱讀背面之注意事項再填寫本頁) 參考第3圖,藉由將光阻層曝露在含矽之作用顔I中, 矽烷化光砠層1 6 , Μ形成一 烷化區域1 8。在較佳實施 例中,含矽之作用劑包含六甲基二矽烷(H M D S ),六甲基 環三矽烷,三甲基矽烷基乙基異氰酸鹽和/或二甲基矽 烷基二甲基胺。在乾性矽烷化方法中,含矽之作用劑宜 Κ氣體之形式供應。乾性矽烷化方法包含:在約5 0 °C.到 1 5 0 t之間的溫度下,和在约1 T 〇 r r到約2 Ο Ο ΐ 〇 r r之間的 壓力下,提供Η Μ I) S。當然也可以用其他的溫度和壓力, 此取決於希望矽烷化的量。例如,若希望矽烷化進人光 姐1 1 5的深度约為3 Ο η B ,則在約9 0 'C.和约5 Ο T 〇 r r下, Η ί.ί E) S的暍露時間约1 0秒。在另一實胞洌中,可Μ採用還 式化學或乾式化學方法提供矽烷化#被採用之譆式的 综ib方&,其被說明在由B u c h m a η η等人申IS之美國專利 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 4 5 A7 __B7_ 五、發明說明(7 ) 第4,8 0 3 , 1 8 1號中,此處有納人參考。但是,乾式化學 方法較佳。乾式ib學方法提哄更均匀的和可控制的矽烷 化製程。在較佳實腌洌中,B 9烷化區域1 8 S含約在1 η κι 到1 Ο Ο η π之間的深度。採用其他的深度也很好。 參考第4圖 > 採用光阻層1 6 ,而更明確地是矽烷化區 域1 8當作独刻遮罩,以開A R C層14開口,使曝露介電質 層1 2。鈾刻AS? C層1 4宜採用非等向蝕刻製程完成。!列如, 利用採用氧離子之反應離子蝕刻製程。藉由採用矽烷化 區域1 3,其中其包含在t\ R C開口製程之氧化環境中的S i Ο κ 条,在ARC開口期間,因為氧化物對有機ARCs.有很高的選 擇比,所以光阻消耗會因在A R C層1 4頂端上之矽烷化區 域1 3而減少。矽烷化區域1 8對A R C層1 4的選擇比約在1 : 2 到1 : 1 0之間,而更高的選擇比也可K達到。 參考第5圖,因矽烷ib區域1 8,所Μ與A R C _ 1 4開口 相關之霸形會減小。例如,發明人對本發明所作之測試 ,顯示含矽光咀(矽烷fb區域1 8 )對扇形表現不同的餞制 。扇形可包含光姐表面的波浪狀或凹凸不平。矽烷化區 域1 8之有抵抗力的表面提供抵抗扇形的表面。此改善保 持由光咀層16之光姐圖案所提供之独刻結搆尺寸的能力 。汴電質層1 2独刻進入介電質層,而形成孔洞或溝渠2 4 。独刻可持續降到下位層2 2 ,此取決於應用。層2 2可包 含金屬塊,接點,半導體基板或其他的介電質層。即使 使闬矽烷ib區域1 3, Μ鈾刻進人層2 2 ,也要取洪St A S C 1 1 4 ,介電質層1 2和下位層2 2所使用之材料。 -9 - 本紙張尺度適用尹國國家標準(CNS)A4規格(21〇χ 297公釐) <請先閲讀背面之注意事項再填寫本頁> 裝-----^-----訂---------^ 經濟部智慧財產局員工消費合作社印製 5 A7 B7 經濟部智慧財產局員工消費合作社印製 根據本 能夠減。因此可以藉由微影製程者Μ此 種方式寸(c D ),所Μ可Μ取代光咀圖察必須 非常曝光'不足的方式^他們可Μ將圖案刻意地過度暘光 五、發明說明( 參考第6圖,本發明可用在雙讓嵌结構製程中。自介 電質層1 2移除光阻層1 6和A R C層1 4。再形成一 A R C層2 7 , Μ填充孔洞2 4。在A R C層2 7之上,形成光阻層2 6 ,將其 曝光和顯影,Μ製作光咀之圖案。光阻層2 6提供一更寬 的區域,例如,Μ支持在後績製程中形成導擷用之溝渠 。如上所逑,S夕烷化區域2 8係形成在光阻層2 6之中。 參考第7圖,開A I? C層2 7 , Κ允許形成更大的開口, 且使介電質層1 2露出的部分更大。A R C層2 7宜要開口, 且A R C材料宜使用上述之反應離子蝕刻製程,或任非等 向訑刻製程移除。矽烷化區域2 8之功能係當作此訑刻時 的蝕刻遮罩。 參考第3圖,使用矽烷化區域2 8當作蝕刻遮罩,蝕刻 介電質層1 2。在介電質層1 2之中,形成導線開口 3 0 ,且 形成一降到層2 2之通路孔3 2。開口 3 0和通路孔3 2係採用 反應離子蝕刻製程蝕刻的。在其他的實胞例中,通路孔 3 2可在開口(或溝渠)3 0形成之後形成。如第9圖所示。 在通路孔3 2和溝渠3 0之中,沉漬一導電材料3 4 , Μ同時 形成導線和接點。後續之製程Μ習知之技術進行此處 應當明瞭,雙鑲嵌结搆可Μ具有許多製程變動之許多方 式形成。本發明之製程步驟已經說明實行之範例。 在側壁2 0上之抗反射層1 6 (或2 δ ) 10- 本紙張尺度適用中國國家標準(CNS)A4規格(2〗0 X 297公釐) 裝----r----訂---------線 (請先閱讀背面之注音>事項再填寫本頁-- 455926 A7 __B7___ 五、發明說明(9 ) 。此可以使製程窗變寛。例如,若要在具有臨界尺寸之 介電質層中形成溝渠,刖習知技術之方法會需要使用κ 製作介電質層圖案之光阻曝光不足(在光阻中較小的開 口會成為打開光阻層(使其變寬)和蝕刻介電質層的蝕刻 偏差)。藉由採用本發明,可Μ利用矽烷化減小鈾刻偏 差,而防止光阻層在蝕刻期間變寬。因此可以過度曝光 光阻圖案,而仍能達成介電質層中之目標臨界尺寸(CD) 。此外,矽烷化側壁2 Ο Μ縮短C D ,可Μ因為蝕刻偏差的 改菩而減少線路的短路。此為一項優點,因為傳統的蝕 刻製程不會允許平坦化ARC層,使預微影製程表面變平, 以進一步減小CD變動。 用以減少臨界尺寸和光阻損失之矽烷化方法的較佳實 施例已說明(其只是想要說明,而不是侷限於此),注意 ,其修正例和變化例可Μ藉由熟悉此項技藝之人士依上 述技術而完成。因此,此處應該明瞭:依本發明之特定 實施例所作之改變,其在本發明所附申請專利範圔之範 圍和精神中。因此,本發明已應專利法之特姝要隶而詳 綑說明,希望所附之申請專利範圍能受到專利証書的保 護。 參考符號說明 10.....元件 12.....介電質層 1 4 .....抗反射塗層(A R C層) 1 6 .....光阻層 -1 1 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁> -裝-----^----訂---------線Ί 經濟部智慧財產局員工消費合作社印製 A7 455s _B7 五、發明說明(1G ) 1 8.....矽烷化區域 20.....側壁 22.....層 2 4.....溝渠 26 .....光阻層 27 .....AR C 層 28 .....矽烷化區域 3 0.....開口 32.....通路孔 3 4 . . ~ .導電材枓 I*裝-----„----訂---------線 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作杜印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)
Claims (1)
- 4 5 5 9 A8 B8 C8 DS 申請專利範圍 一種在蝕刻時保持介電質層尺寸之方法,包含下列步 驟: 提供一具有抗反射層彤成在其上之介電質層; 製作在該抗反射層上之光阻層的圖案; 將該光阻層曝露在含有矽之作用劑中,該作用劑與 該光阻層起反應,而在該光阻層曝露的表面上,形成 一砂院化區域;及 經濟部智慧財產局員工消費合作社印製 採用 ,其中 .如申請 在含有 六甲基 .如申請 入當作 如申請 期間, 如申請 期間, 如申請 紫外線 如申請 上之光 淺之該 該矽烷化區域當作蝕刻遮罩,蝕刻該抗反射層 該矽烷化區域比該抗反射層和該光阻層更能抗 專利範 矽之作 二矽烷 專利範 乾式化 專利範 溫度保 專利範 壓力保 專利範 感光光 專利範 阻層製 光阻層 圍第1 用劑中 中之步 圍第2 學品。 圍第2 持在約 圍第2 持在约 圍第1 阻,且 圍第1 作圖察 的形成 -1 項之方法,其中將該光姐層曝露 的步驟,包含將該光阻層曝露在 驟。 項之方法,其中六甲基二矽烷引 項之方法,其還包含在曝露步驟 5 0 °C到1 5 0 之間之步驟。 項之方法,其還包含在曝露步驟 1 T 〇 r r到2 Ο Ο T 〇 r r之間之步驟。 項之方法,其中該光阻層包含深 該光阻層包含0H作用劑。 項之方法,其中將在該抗反射層 的步驟,包含深度比該抗反射層 步驟。 . 3 _ 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) 裝------.—訂---------線 455 A8 B8 C8 D8 t、申請專利範圍 55 . —種在蝕刻時保持臨界尺寸和提供抗蝕刻光姐材料之 方法,包含下列步驟: 提供一具有抗反射層形成在其上之介電質層; 在該抗反射層上,形成一光阻層; 利用微影製程,製作該光阻層之圖案; 採用乾式化學品之含矽作用劑,矽烷化該光阻層, 以荏該光阻層之表面上,形成矽烷化區域; 採闬該矽烷化區域當作蝕刻遮罩,蝕刻穿過該抗反 射層,而進入該分電質層,其中該矽烷化區域保謂該 光阻層,使其不會形成扇形。 9 .如申請專利範圍第8項之方法,其中矽烷化該光砠層 之步驟,包含將該光姐層曝露在六甲基二砂烷中之步 驟。 1 0 .如申請專利範圍第9項之方法,其尚包含在曝露步 驟期間,溫度保持在约Γ) 0 DC到1 5 0 °C之間之步驟。 1 1 .如申請專利範圍第9項之方法,其尚包含在曝露步 驟期間,壓力保持在约1 T 〇 r r到2 Ο Ο T 〇 r r之間之步驟。 1 2 .如申請專利範圍第8項之方法,其中該光砠層包含 深紫外線感光光阻,且該光姐層包含Ο Η作用劑。 1 3 .如申請專利範圍第8項之方法,其中將該光阻層製 作圖荼之步驟,包含深度比該抗反射層淺之該光姐層 的形成步驟。 1 4 . 一種形成雙鑲嵌结構之方法,包含下列步驟: 提供一具有抗反射層形成在其上之介電質層; -1 4 - 中國國家標準(CNS)A4規格(210 X 297公釐) ------:--- J---^·-----.--訂----------線 I (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 ^55申請專利範圍 A8 B8 C8 DB 用 作 ; 該 案’ 圖中 作劑 製用 層作 阻之 光矽 I 有 第含 之在 上露 層曝 射層 反咀 抗光 該一 在第 位該 等等 ynϋ厂 勺 露 曝 層 阻 光 一 第 該 在 而 , 域 應區 反化 起烷 層 矽 阻一 光成 一 形 第 , 該.上 與面 劑表 層更 射層 反阻 抗光 該 一 刻第 蝕該 , 和 罩層 遮射 刻反 轴抗 作該 當比 域域 區區 b b /1 /1 烷烷 矽矽 ; 該該刻 用中触 採其抗 i , 4目 孔 路 通 成 形 ; 中層 之阻 層光 質一 電第 介該 該除 在移 用的 作露 .; 該曝 案 ,層 圖中阻 作劑光 製用二 層作第 阻之該 光矽在 二有而 第含 , 之在應 上露反 層曝起 射層層 反阻咀 抗光光 該二 二 在第第 位該該 將將與 劑 層 寸 S3 反 抗 該 刻 蝕 罩 遮 ·, 45^. 域蝕 區作 化 當 烷域 矽區 一 化 成垸 形矽 亥 , ΐη 上用 面採 表 更 層 胆 光二 第 該 和 層 射 反 抗 該 比 域 區 化 烷及 砂 該刻 中蝕 其抗 一一匕 , 4自 结 嵌 鑲 雙 - 成 形 Μ~ 渠 溝 體 導 成 形 中 層 質 電 介 該 在 (請先閲讀背面之注意事項再填寫本頁) 裝·-----.— JST·--------線 搆 經濟部智慧財產局員工消費合作杜印製 作 該 之 矽 有 含 中 其 法 方 之 項 4 一—一 第 圍 範 利 專 請 & 如 烷 砂二 基 甲 六 含 包 劑 用 烷 矽二 基 甲 六 中 其 法 方 之 項 5 第 圍 範 利 專 請 甲 品 學 化 式 乾 作 當 第 亥 在 含 包 遵 其 法 方 之 項 6 1L 第 圍 *-0□ 蓽 NJ 禾 專 請 甲 如 到 ο 5 约 在 持 保 度 溫 間 期 驟 步 露 曝 的 層 驵 光二 第 和 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) J〕 5 LT4- 888 8 ABCD 、申請專利範圍 1 5 0 °C之間之步驟。 1 8 .如申請專利範圍第1 6項之方法,其還包含在該第一 和第二光阻層的曝露步驟期間,壓力保持在约1 T 〇 r r 到2 Ο Ο T 〇 r r之間之步驟。 1 9 .如申請專利範圍第1 4項之方法,其中該光阻層包含 深紫外線感光光阻,且該光阻層包含Ο Η作用劑。 2 0 .如申請專利範圍第1 4項之方法,其中該第一和第二 光阻層包含比該抗反射層的深度淺之深度。 ------:---Γ---裝------,--訂---------線 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員Η消費合作社印製 6 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公t )
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/382,933 US6107177A (en) | 1999-08-25 | 1999-08-25 | Silylation method for reducing critical dimension loss and resist loss |
Publications (1)
Publication Number | Publication Date |
---|---|
TW455926B true TW455926B (en) | 2001-09-21 |
Family
ID=23511018
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW089117184A TW455926B (en) | 1999-08-25 | 2000-08-25 | Silylation method for reducing critical dimension loss and resist loss |
Country Status (4)
Country | Link |
---|---|
US (1) | US6107177A (zh) |
KR (1) | KR100655536B1 (zh) |
TW (1) | TW455926B (zh) |
WO (1) | WO2001014933A1 (zh) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6211061B1 (en) * | 1999-10-29 | 2001-04-03 | Taiwan Semiconductor Manufactuirng Company | Dual damascene process for carbon-based low-K materials |
US6329281B1 (en) * | 1999-12-03 | 2001-12-11 | Agere Systems Guardian Corp. | Methods for fabricating a multilevel interconnection for an integrated circuit device utilizing a selective overlayer |
JP4002704B2 (ja) * | 1999-12-14 | 2007-11-07 | 松下電器産業株式会社 | 半導体装置の製造方法 |
US6365509B1 (en) * | 2000-05-31 | 2002-04-02 | Advanced Micro Devices, Inc. | Semiconductor manufacturing method using a dielectric photomask |
US6521542B1 (en) * | 2000-06-14 | 2003-02-18 | International Business Machines Corp. | Method for forming dual damascene structure |
WO2002023601A2 (en) * | 2000-09-14 | 2002-03-21 | Infineon Technologies North America Corp. | Method for contact etching using a hardmask and advanced resist technology |
US6350675B1 (en) * | 2000-10-12 | 2002-02-26 | Chartered Semiconductor Manufacturing Ltd. | Integration of silicon-rich material in the self-aligned via approach of dual damascene interconnects |
US6479879B1 (en) * | 2000-11-16 | 2002-11-12 | Advanced Micro Devices, Inc. | Low defect organic BARC coating in a semiconductor structure |
DE10059836A1 (de) * | 2000-12-01 | 2002-06-13 | Infineon Technologies Ag | Verfahren zur Strukturierung dielektrischer Schichten |
TW483104B (en) * | 2001-01-10 | 2002-04-11 | Macronix Int Co Ltd | Dual damascene manufacturing method using photoresist top surface image method to improve trench first |
US6528398B1 (en) | 2001-02-01 | 2003-03-04 | Advanced Micro Devices, Inc. | Thinning of trench and line or contact spacing by use of dual layer photoresist |
US6602794B1 (en) | 2001-03-09 | 2003-08-05 | Advanced Micro Devices, Inc. | Silylation process for forming contacts |
US6605519B2 (en) * | 2001-05-02 | 2003-08-12 | Unaxis Usa, Inc. | Method for thin film lift-off processes using lateral extended etching masks and device |
US6989230B2 (en) * | 2002-03-29 | 2006-01-24 | Infineon Technologies Ag | Producing low k inter-layer dielectric films using Si-containing resists |
KR100434511B1 (ko) * | 2002-08-12 | 2004-06-05 | 삼성전자주식회사 | 다마신 배선을 이용한 반도체 소자의 제조방법 |
US6853079B1 (en) | 2002-08-15 | 2005-02-08 | National Semiconductor Corporation | Conductive trace with reduced RF impedance resulting from the skin effect |
US6864581B1 (en) | 2002-08-15 | 2005-03-08 | National Semiconductor Corporation | Etched metal trace with reduced RF impendance resulting from the skin effect |
US6703710B1 (en) * | 2002-08-15 | 2004-03-09 | National Semiconductor Corporation | Dual damascene metal trace with reduced RF impedance resulting from the skin effect |
US6740956B1 (en) | 2002-08-15 | 2004-05-25 | National Semiconductor Corporation | Metal trace with reduced RF impedance resulting from the skin effect |
US7268070B2 (en) * | 2003-05-27 | 2007-09-11 | United Microelectronics Corp. | Profile improvement method for patterning |
US7348281B2 (en) * | 2003-09-19 | 2008-03-25 | Brewer Science Inc. | Method of filling structures for forming via-first dual damascene interconnects |
US8227150B2 (en) | 2004-01-07 | 2012-07-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Holographic reticle and patterning method |
US7553684B2 (en) * | 2004-09-27 | 2009-06-30 | Idc, Llc | Method of fabricating interferometric devices using lift-off processing techniques |
US20060065622A1 (en) * | 2004-09-27 | 2006-03-30 | Floyd Philip D | Method and system for xenon fluoride etching with enhanced efficiency |
US7695897B2 (en) * | 2006-05-08 | 2010-04-13 | International Business Machines Corporation | Structures and methods for low-k or ultra low-k interlayer dielectric pattern transfer |
KR20080101229A (ko) * | 2007-05-16 | 2008-11-21 | 삼성전자주식회사 | 액정성을 가지는 유기반도체 고분자, 이의 제조방법 및이를 이용한 유기박막트랜지스터 |
KR20080113518A (ko) * | 2007-06-25 | 2008-12-31 | 주식회사 동부하이텍 | 반도체 소자의 제조 방법 |
WO2009099791A1 (en) * | 2008-02-05 | 2009-08-13 | Qualcomm Mems Technologies, Inc. | Methods of reducing cd loss in a microelectromechanical device |
US7863079B2 (en) * | 2008-02-05 | 2011-01-04 | Qualcomm Mems Technologies, Inc. | Methods of reducing CD loss in a microelectromechanical device |
US7719754B2 (en) * | 2008-09-30 | 2010-05-18 | Qualcomm Mems Technologies, Inc. | Multi-thickness layers for MEMS and mask-saving sequence for same |
WO2022217542A1 (zh) * | 2021-04-15 | 2022-10-20 | 苏州晶湛半导体有限公司 | 半导体结构及其制作方法 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4368989A (en) * | 1979-08-24 | 1983-01-18 | Citizen Watch Company Limited | Electronic timepiece having a system for audible generation of a melody |
US4981909A (en) * | 1985-03-19 | 1991-01-01 | International Business Machines Corporation | Plasma-resistant polymeric material, preparation thereof, and use thereof |
EP0238690B1 (en) * | 1986-03-27 | 1991-11-06 | International Business Machines Corporation | Process for forming sidewalls |
DE3811241A1 (de) * | 1988-04-02 | 1989-10-12 | Hoechst Ag | Silylierungsreagenzien zur herstellung von in waessrigem alkali loeslichen, silanylgruppen in der seitenkette enthaltenden, bindemittel |
US5362599A (en) * | 1991-11-14 | 1994-11-08 | International Business Machines Corporations | Fast diazoquinone positive resists comprising mixed esters of 4-sulfonate and 5-sulfonate compounds |
WO1994019396A1 (en) * | 1992-02-12 | 1994-09-01 | Brewer Science, Inc. | Polymers with intrinsic light-absorbing properties |
JP2694097B2 (ja) * | 1992-03-03 | 1997-12-24 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 反射防止コーティング組成物 |
EP0605089B1 (en) * | 1992-11-03 | 1999-01-07 | International Business Machines Corporation | Photoresist composition |
US5378659A (en) * | 1993-07-06 | 1995-01-03 | Motorola Inc. | Method and structure for forming an integrated circuit pattern on a semiconductor substrate |
US5580694A (en) * | 1994-06-27 | 1996-12-03 | International Business Machines Corporation | Photoresist composition with androstane and process for its use |
US5607824A (en) * | 1994-07-27 | 1997-03-04 | International Business Machines Corporation | Antireflective coating for microlithography |
JP2658966B2 (ja) * | 1995-04-20 | 1997-09-30 | 日本電気株式会社 | フォトマスク及びその製造方法 |
US5874201A (en) * | 1995-06-05 | 1999-02-23 | International Business Machines Corporation | Dual damascene process having tapered vias |
US5707783A (en) * | 1995-12-04 | 1998-01-13 | Complex Fluid Systems, Inc. | Mixtures of mono- and DI- or polyfunctional silanes as silylating agents for top surface imaging |
JP3198915B2 (ja) * | 1996-04-02 | 2001-08-13 | 信越化学工業株式会社 | 化学増幅ポジ型レジスト材料 |
US5858621A (en) * | 1997-01-22 | 1999-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bi-layer silylation process using anti-reflective-coatings (ARC) for making distortion-free submicrometer photoresist patterns |
US5935762A (en) * | 1997-10-14 | 1999-08-10 | Industrial Technology Research Institute | Two-layered TSI process for dual damascene patterning |
US5877075A (en) * | 1997-10-14 | 1999-03-02 | Industrial Technology Research Institute | Dual damascene process using single photoresist process |
-
1999
- 1999-08-25 US US09/382,933 patent/US6107177A/en not_active Expired - Lifetime
-
2000
- 2000-08-07 WO PCT/US2000/021537 patent/WO2001014933A1/en active Application Filing
- 2000-08-07 KR KR1020027002428A patent/KR100655536B1/ko not_active IP Right Cessation
- 2000-08-25 TW TW089117184A patent/TW455926B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
US6107177A (en) | 2000-08-22 |
KR20020071843A (ko) | 2002-09-13 |
WO2001014933A1 (en) | 2001-03-01 |
KR100655536B1 (ko) | 2006-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW455926B (en) | Silylation method for reducing critical dimension loss and resist loss | |
US6228740B1 (en) | Method of making an antireflective structure | |
JP3978310B2 (ja) | 反射防止コーティングを使用する集積回路製作でのアイソレーション法 | |
JPH11220027A (ja) | ハードマスクを用いて半導体基板の開口部を形成する方法 | |
US6001739A (en) | Method of manufacturing a semiconductor device | |
KR100415088B1 (ko) | 반도체장치의 제조방법 | |
US6645868B1 (en) | Method of forming shallow trench isolation using antireflection layer | |
KR100662945B1 (ko) | 반도체 처리를 위한 상부층 이미징 리소그래피 | |
KR20090009388A (ko) | 반도체 소자의 제조방법 | |
JPH10189731A (ja) | コンタクトホール形成方法 | |
TW479323B (en) | Manufacturing method of dual damascene | |
US20080160695A1 (en) | Method of fabricating semiconductor device | |
KR0168149B1 (ko) | 반도체 소자의 평탄화 방법 | |
KR100990934B1 (ko) | 다마신 공정에 의한 비아홀 형성방법 | |
TWI277126B (en) | Method of relieving wafer stress | |
JPH1079430A (ja) | 配線層コンタクト構造を有する半導体装置の製造方法 | |
KR950014944B1 (ko) | 감광막패턴 형성방법 | |
JP3363679B2 (ja) | パターン形成方法 | |
KR20010004682A (ko) | 반도체소자의 하드마스크 형성방법 | |
JPH02268416A (ja) | 半導体装置の製造方法及びそれに使用するフオトマスク | |
KR20080002529A (ko) | 반도체 소자의 제조방법 | |
US20040157168A1 (en) | Method of improving pattern profile of thin photoresist layer | |
KR100570057B1 (ko) | 반도체 소자의 제조 방법 | |
WO2001009683A1 (en) | Reduction of resist poisoning | |
KR100291410B1 (ko) | 반도체 소자의 선택적 반구형 실리콘 그레인 전하저장전극 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |