TW382764B - Method for forming a metal wire - Google Patents

Method for forming a metal wire Download PDF

Info

Publication number
TW382764B
TW382764B TW085113237A TW85113237A TW382764B TW 382764 B TW382764 B TW 382764B TW 085113237 A TW085113237 A TW 085113237A TW 85113237 A TW85113237 A TW 85113237A TW 382764 B TW382764 B TW 382764B
Authority
TW
Taiwan
Prior art keywords
layer
item
application
titanium
tetrakis
Prior art date
Application number
TW085113237A
Other languages
English (en)
Chinese (zh)
Inventor
Jeong-Tae Kim
Heung-Lak Park
Original Assignee
Hyundai Electronics Ind
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyundai Electronics Ind filed Critical Hyundai Electronics Ind
Application granted granted Critical
Publication of TW382764B publication Critical patent/TW382764B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Chemical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)
TW085113237A 1995-11-01 1996-10-30 Method for forming a metal wire TW382764B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950039165A KR100218728B1 (ko) 1995-11-01 1995-11-01 반도체 소자의 금속 배선 제조방법

Publications (1)

Publication Number Publication Date
TW382764B true TW382764B (en) 2000-02-21

Family

ID=19432609

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085113237A TW382764B (en) 1995-11-01 1996-10-30 Method for forming a metal wire

Country Status (6)

Country Link
JP (1) JP2760490B2 (ko)
KR (1) KR100218728B1 (ko)
CN (1) CN1075244C (ko)
DE (1) DE19645033C2 (ko)
GB (1) GB2306777B (ko)
TW (1) TW382764B (ko)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291343B1 (en) * 1994-11-14 2001-09-18 Applied Materials, Inc. Plasma annealing of substrates to improve adhesion
GB2322963B (en) * 1996-09-07 1999-02-24 United Microelectronics Corp Method of fabricating a conductive plug
KR100226742B1 (ko) * 1996-12-24 1999-10-15 구본준 반도체 소자의 금속배선 형성 방법
NL1005653C2 (nl) * 1997-03-26 1998-09-29 United Microelectronics Corp Werkwijze voor het fabriceren van een geleidende contactpen.
US5969425A (en) * 1997-09-05 1999-10-19 Advanced Micro Devices, Inc. Borderless vias with CVD barrier layer
US6037252A (en) * 1997-11-05 2000-03-14 Tokyo Electron Limited Method of titanium nitride contact plug formation
US6432479B2 (en) 1997-12-02 2002-08-13 Applied Materials, Inc. Method for in-situ, post deposition surface passivation of a chemical vapor deposited film
KR100458295B1 (ko) * 1997-12-30 2005-04-06 주식회사 하이닉스반도체 반도체소자의콘택플러그형성방법
KR100558034B1 (ko) * 1999-06-30 2006-03-07 주식회사 하이닉스반도체 텅스텐 비트라인 형성시 플러그의 손상을 방지할 수 있는 반도체 소자 제조 방법
US6436819B1 (en) 2000-02-01 2002-08-20 Applied Materials, Inc. Nitrogen treatment of a metal nitride/metal stack
DE10208714B4 (de) * 2002-02-28 2006-08-31 Infineon Technologies Ag Herstellungsverfahren für einen Kontakt für eine integrierte Schaltung
JP2006344684A (ja) 2005-06-07 2006-12-21 Fujitsu Ltd 半導体装置及びその製造方法
KR100885186B1 (ko) * 2007-05-03 2009-02-23 삼성전자주식회사 확산 베리어 필름을 포함하는 반도체 소자의 형성 방법
CN101459121B (zh) * 2007-12-13 2010-06-09 中芯国际集成电路制造(上海)有限公司 通孔及通孔形成方法
JP5872904B2 (ja) 2012-01-05 2016-03-01 東京エレクトロン株式会社 TiN膜の成膜方法および記憶媒体

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5278099A (en) * 1985-05-13 1994-01-11 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device having wiring electrodes
JPS62265718A (ja) * 1986-05-13 1987-11-18 Mitsubishi Electric Corp 半導体装置の製造方法
JPH04216621A (ja) * 1990-12-18 1992-08-06 Seiko Instr Inc 薄膜の堆積方法
US5175126A (en) * 1990-12-27 1992-12-29 Intel Corporation Process of making titanium nitride barrier layer
US5089438A (en) * 1991-04-26 1992-02-18 At&T Bell Laboratories Method of making an article comprising a TiNx layer
US5312774A (en) * 1991-12-05 1994-05-17 Sharp Kabushiki Kaisha Method for manufacturing a semiconductor device comprising titanium
WO1993017453A2 (en) * 1992-02-26 1993-09-02 Materials Research Corporation Ammonia plasma treatment of silicide contact surfaces in semiconductor devices
EP0571691B1 (en) * 1992-05-27 1996-09-18 STMicroelectronics S.r.l. Metallization over tungsten plugs
US5416045A (en) * 1993-02-18 1995-05-16 Micron Technology, Inc. Method for chemical vapor depositing a titanium nitride layer on a semiconductor wafer and method of annealing tin films
KR0144956B1 (ko) * 1994-06-10 1998-08-17 김광호 반도체 장치의 배선 구조 및 그 형성방법
JPH0926387A (ja) * 1995-07-11 1997-01-28 Tokyo Seimitsu Co Ltd 液体比重検出方法及び加工液比重検出装置

Also Published As

Publication number Publication date
GB9622538D0 (en) 1997-01-08
GB2306777A (en) 1997-05-07
CN1151610A (zh) 1997-06-11
JP2760490B2 (ja) 1998-05-28
DE19645033C2 (de) 2002-09-12
KR970030327A (ko) 1997-06-26
DE19645033A1 (de) 1997-05-07
CN1075244C (zh) 2001-11-21
JPH09172083A (ja) 1997-06-30
KR100218728B1 (ko) 1999-09-01
GB2306777B (en) 2000-03-08

Similar Documents

Publication Publication Date Title
TW382764B (en) Method for forming a metal wire
US7235485B2 (en) Method of manufacturing semiconductor device
TWI360181B (en) Semiconductor device and fabrication method thereo
TW313695B (en) Process for removing seams in tungsten plugs
JP3607398B2 (ja) 半導体装置の金属配線層の形成方法
TW200939394A (en) Method for forming an air gap in multilevel interconnect structure
JP2008124464A (ja) Ru膜および金属配線構造の形成方法
JP2000315688A (ja) ケイ化物層を含む半導体構造とその製造方法
JP4001509B2 (ja) 半導体素子の拡散防止膜形成方法
JPH04373149A (ja) 多層配線の形成方法
US6037252A (en) Method of titanium nitride contact plug formation
JP2005322882A (ja) 低温バリア金属層を用いた半導体素子の金属配線製造方法
TW492090B (en) Formation of self-aligned passivation for interconnect to minimize electromigration
KR100538633B1 (ko) 반도체 소자의 금속 배선 형성 방법
KR100745066B1 (ko) 반도체 소자의 금속배선 형성 방법
TW200937577A (en) Adhesion improvement of dielectric barrier to copper by the addition of thin interface layer
TWI288458B (en) Dual damascene process for fabricating semiconductor device
JP2002093746A (ja) 導電性プラグの堆積方法
JP2002057125A (ja) 金属配線形成方法
TW304297B (ko)
JP4052623B2 (ja) 半導体装置の製造方法
JP2981366B2 (ja) 半導体装置の製造方法
JP2001176875A (ja) 半導体装置
TW444340B (en) Method for forming self-aligned copper wire by using electroplating technique
JP2864624B2 (ja) コンタクト埋め込み金属構造体およびその製造方法

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees