TW344820B - Semiconductor memory device having multibank - Google Patents
Semiconductor memory device having multibankInfo
- Publication number
- TW344820B TW344820B TW086113255A TW86113255A TW344820B TW 344820 B TW344820 B TW 344820B TW 086113255 A TW086113255 A TW 086113255A TW 86113255 A TW86113255 A TW 86113255A TW 344820 B TW344820 B TW 344820B
- Authority
- TW
- Taiwan
- Prior art keywords
- multibank
- memory device
- semiconductor memory
- bank
- memory cell
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000003491 array Methods 0.000 abstract 1
- 230000004044 response Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1042—Read-write modes for single port memories, i.e. having either a random port or a serial port using interleaving techniques, i.e. read-write of one part of the memory while preparing another part
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970007818A KR100230412B1 (ko) | 1997-03-08 | 1997-03-08 | 멀티 뱅크를 갖는 반도체 메모리장치 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW344820B true TW344820B (en) | 1998-11-11 |
Family
ID=19499162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086113255A TW344820B (en) | 1997-03-08 | 1997-09-12 | Semiconductor memory device having multibank |
Country Status (6)
Country | Link |
---|---|
US (1) | US6026045A (zh) |
JP (1) | JP3948580B2 (zh) |
KR (1) | KR100230412B1 (zh) |
DE (1) | DE19740329B4 (zh) |
GB (1) | GB2322951B (zh) |
TW (1) | TW344820B (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6088293A (en) * | 1998-09-08 | 2000-07-11 | Texas Instruments Incorporated | Low-power column decode circuit |
KR100304195B1 (ko) * | 1998-09-18 | 2001-11-22 | 윤종용 | 외부클럭신호를가지는동기형반도체메모리장치 |
JP2000195262A (ja) * | 1998-12-25 | 2000-07-14 | Internatl Business Mach Corp <Ibm> | Sdram及びsdramのデ―タ・アクセス方法 |
KR100322181B1 (ko) * | 1999-12-30 | 2004-09-07 | 주식회사 하이닉스반도체 | 칼럼 경로 액세스 제어회로를 구비한 반도체 메모리 장치 |
US7088604B2 (en) * | 2001-03-15 | 2006-08-08 | Micron Technology, Inc. | Multi-bank memory |
JP3828847B2 (ja) * | 2002-09-05 | 2006-10-04 | 日本テキサス・インスツルメンツ株式会社 | 半導体記憶装置 |
US8086093B2 (en) * | 2002-12-05 | 2011-12-27 | At&T Ip I, Lp | DSL video service with memory manager |
KR100596434B1 (ko) * | 2003-12-29 | 2006-07-05 | 주식회사 하이닉스반도체 | 레이아웃 면적을 줄일 수 있는 반도체 메모리 장치 |
JP5034233B2 (ja) * | 2005-12-28 | 2012-09-26 | 富士通株式会社 | アドレスデコーダ,記憶装置,処理装置及び記憶装置におけるアドレスデコード方法 |
US8539196B2 (en) * | 2010-01-29 | 2013-09-17 | Mosys, Inc. | Hierarchical organization of large memory blocks |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5261068A (en) * | 1990-05-25 | 1993-11-09 | Dell Usa L.P. | Dual path memory retrieval system for an interleaved dynamic RAM memory unit |
KR100230230B1 (ko) * | 1993-12-24 | 1999-11-15 | 윤종용 | 메모리 어드레싱 방법 및 장치 |
KR0142962B1 (ko) * | 1995-05-12 | 1998-08-17 | 김광호 | 계급적 컬럼선택라인구조를 가지는 반도체 메모리 장치 |
US5587961A (en) * | 1996-02-16 | 1996-12-24 | Micron Technology, Inc. | Synchronous memory allowing early read command in write to read transitions |
JP3686155B2 (ja) * | 1996-03-21 | 2005-08-24 | 株式会社ルネサステクノロジ | 画像復号装置 |
JPH09288614A (ja) * | 1996-04-22 | 1997-11-04 | Mitsubishi Electric Corp | 半導体集積回路装置、半導体記憶装置およびそのための制御回路 |
-
1997
- 1997-03-08 KR KR1019970007818A patent/KR100230412B1/ko not_active IP Right Cessation
- 1997-09-05 GB GB9718927A patent/GB2322951B/en not_active Expired - Lifetime
- 1997-09-12 TW TW086113255A patent/TW344820B/zh not_active IP Right Cessation
- 1997-09-13 DE DE19740329A patent/DE19740329B4/de not_active Expired - Lifetime
-
1998
- 1998-03-04 JP JP05209698A patent/JP3948580B2/ja not_active Expired - Lifetime
- 1998-03-05 US US09/035,678 patent/US6026045A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US6026045A (en) | 2000-02-15 |
GB2322951B (en) | 2001-07-25 |
DE19740329B4 (de) | 2010-01-21 |
DE19740329A1 (de) | 1998-09-10 |
JPH10255466A (ja) | 1998-09-25 |
KR100230412B1 (ko) | 1999-11-15 |
JP3948580B2 (ja) | 2007-07-25 |
KR19980072847A (ko) | 1998-11-05 |
GB9718927D0 (en) | 1997-11-12 |
GB2322951A (en) | 1998-09-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1603136A3 (en) | Semiconductor memory device | |
TW360867B (en) | Semiconductor storage memory device | |
TW332927B (en) | Sense amplifier | |
TW337018B (en) | Semiconductor nonvolatile memory device | |
EP0398067A3 (en) | Combined multiple memories | |
EP0905705A3 (en) | Space-efficient semiconductor memory having hierarchical column select line architecture | |
TW331007B (en) | Semiconductor memory device | |
TW359826B (en) | Semiconductor memory device with split word lines | |
NL193622B (nl) | Halfgeleidergeheugeninrichting met redundant blok. | |
KR910013266A (ko) | 반도체 메모리 어레이의 구성방법 | |
TW344820B (en) | Semiconductor memory device having multibank | |
MX9502241A (es) | Dispositivo semiconductor de memoria para obtener un ancho de banda grande o alto y metodo para arreglar las lineas de señales para el mismo. | |
EP0831493A3 (en) | Improvements in or relating to memory devices | |
TW358179B (en) | Method for distributing banks in semiconductor memory device | |
KR860002155A (ko) | 반도체 장치 | |
US6545934B2 (en) | Semiconductor memory device having configuration suited for high integration | |
CA2302013A1 (en) | Integrated dram with high speed interleaving | |
TW371345B (en) | Nonvolatile semiconductor memory | |
TW336294B (en) | Semiconductor memory device and access method for the same | |
KR960038978A (ko) | 다수개의 뱅크들을 가지는 반도체 메모리 장치 | |
ATE47928T1 (de) | Halbleiterspeicher. | |
TW333645B (en) | The semiconductor memory device | |
KR960026781A (ko) | 반도체 기억장치 | |
CA2227500A1 (en) | Content addressable memory | |
EP0902434A3 (en) | Hierarchical column select line architecture for multi-bank drams and method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |