TW337600B - Insulated gate field effect transistor - Google Patents

Insulated gate field effect transistor

Info

Publication number
TW337600B
TW337600B TW086110783A TW86110783A TW337600B TW 337600 B TW337600 B TW 337600B TW 086110783 A TW086110783 A TW 086110783A TW 86110783 A TW86110783 A TW 86110783A TW 337600 B TW337600 B TW 337600B
Authority
TW
Taiwan
Prior art keywords
field effect
effect transistor
insulated gate
gate field
fet
Prior art date
Application number
TW086110783A
Other languages
English (en)
Inventor
G Levy Max
r nastasi Victor
Hauf Manfred
Original Assignee
Ibm
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm, Siemens Ag filed Critical Ibm
Application granted granted Critical
Publication of TW337600B publication Critical patent/TW337600B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/763—Polycrystalline semiconductor regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
TW086110783A 1996-07-30 1997-07-29 Insulated gate field effect transistor TW337600B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/688,457 US5757059A (en) 1996-07-30 1996-07-30 Insulated gate field effect transistor

Publications (1)

Publication Number Publication Date
TW337600B true TW337600B (en) 1998-08-01

Family

ID=24764492

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086110783A TW337600B (en) 1996-07-30 1997-07-29 Insulated gate field effect transistor

Country Status (8)

Country Link
US (1) US5757059A (zh)
EP (1) EP0822591B1 (zh)
JP (1) JP3347027B2 (zh)
KR (1) KR100267431B1 (zh)
CN (1) CN1090821C (zh)
DE (1) DE69738059T2 (zh)
SG (1) SG50866A1 (zh)
TW (1) TW337600B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5858866A (en) * 1996-11-22 1999-01-12 International Business Machines Corportation Geometrical control of device corner threshold
JP4955222B2 (ja) 2005-05-20 2012-06-20 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
CN101217137B (zh) * 2007-12-26 2011-11-30 上海宏力半导体制造有限公司 一种提高p阱栅氧化层电学厚度测量精确性的测量结构

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6043024B2 (ja) * 1978-12-30 1985-09-26 富士通株式会社 半導体装置の製造方法
US4238278A (en) * 1979-06-14 1980-12-09 International Business Machines Corporation Polycrystalline silicon oxidation method for making shallow and deep isolation trenches
US4356211A (en) * 1980-12-19 1982-10-26 International Business Machines Corporation Forming air-dielectric isolation regions in a monocrystalline silicon substrate by differential oxidation of polysilicon
IT1211079B (it) * 1981-07-20 1989-09-29 Sibit S P A Ora Tioxide Italia Catalizzatori per reazioni di ossido-riduzione fotoassistite.
US4571819A (en) * 1984-11-01 1986-02-25 Ncr Corporation Method for forming trench isolation structures
DD242905A1 (de) * 1985-11-20 1987-02-11 Halbleiterwerk Veb Verfahren zur herstellung von thermischen sio tief 2-isolatorschichten
JPH0793374B2 (ja) * 1986-12-18 1995-10-09 沖電気工業株式会社 Ｃｍｉｓ型ダイナミツクメモリ装置
JPS6427252A (en) * 1987-04-13 1989-01-30 Nec Corp Semiconductor storage device
DE68926793T2 (de) * 1988-03-15 1997-01-09 Toshiba Kawasaki Kk Dynamischer RAM
US4986878A (en) * 1988-07-19 1991-01-22 Cypress Semiconductor Corp. Process for improved planarization of the passivation layers for semiconductor devices
KR910007181B1 (ko) * 1988-09-22 1991-09-19 현대전자산업 주식회사 Sdtas구조로 이루어진 dram셀 및 그 제조방법
US5248894A (en) * 1989-10-03 1993-09-28 Harris Corporation Self-aligned channel stop for trench-isolated island
TW199237B (zh) * 1990-07-03 1993-02-01 Siemens Ag
US5078801A (en) * 1990-08-14 1992-01-07 Intel Corporation Post-polish cleaning of oxidized substrates by reverse colloidation
JPH05152429A (ja) * 1991-11-28 1993-06-18 Nec Corp 半導体装置の製造方法
US5358894A (en) * 1992-02-06 1994-10-25 Micron Technology, Inc. Oxidation enhancement in narrow masked field regions of a semiconductor wafer
US5217919A (en) * 1992-03-19 1993-06-08 Harris Corporation Method of forming island with polysilicon-filled trench isolation
US5292679A (en) * 1992-04-23 1994-03-08 Nippon Steel Corporation Process for producing a semiconductor memory device having memory cells including transistors and capacitors
US5240875A (en) * 1992-08-12 1993-08-31 North American Philips Corporation Selective oxidation of silicon trench sidewall
US5313419A (en) * 1993-02-01 1994-05-17 National Semiconductor Corporation Self-aligned trench isolation scheme for select transistors in an alternate metal virtual ground (AMG) EPROM array
US5422294A (en) * 1993-05-03 1995-06-06 Noble, Jr.; Wendell P. Method of making a trench capacitor field shield with sidewall contact
US5316965A (en) * 1993-07-29 1994-05-31 Digital Equipment Corporation Method of decreasing the field oxide etch rate in isolation technology
US5397725A (en) * 1993-10-28 1995-03-14 National Semiconductor Corporation Method of controlling oxide thinning in an EPROM or flash memory array
JP3159850B2 (ja) * 1993-11-08 2001-04-23 シャープ株式会社 不揮発性半導体記憶装置及びその製造方法
US5406515A (en) * 1993-12-01 1995-04-11 International Business Machines Corporation Method for fabricating low leakage substrate plate trench DRAM cells and devices formed thereby
US5536675A (en) * 1993-12-30 1996-07-16 Intel Corporation Isolation structure formation for semiconductor circuit fabrication
WO1995024054A1 (en) * 1994-03-01 1995-09-08 Rodel, Inc. Improved compositions and methods for polishing
US5448090A (en) * 1994-08-03 1995-09-05 International Business Machines Corporation Structure for reducing parasitic leakage in a memory array with merged isolation and node trench construction
US5426324A (en) * 1994-08-11 1995-06-20 International Business Machines Corporation High capacitance multi-level storage node for high density TFT load SRAMs with low soft error rates

Also Published As

Publication number Publication date
CN1090821C (zh) 2002-09-11
EP0822591B1 (en) 2007-08-29
SG50866A1 (en) 1998-07-20
KR980012550A (ko) 1998-04-30
JP3347027B2 (ja) 2002-11-20
DE69738059T2 (de) 2008-05-21
KR100267431B1 (ko) 2000-11-01
US5757059A (en) 1998-05-26
DE69738059D1 (de) 2007-10-11
EP0822591A1 (en) 1998-02-04
JPH1074829A (ja) 1998-03-17
CN1175094A (zh) 1998-03-04

Similar Documents

Publication Publication Date Title
TW343278B (en) An integrated circuit chip
TW345693B (en) LDMOS device with self-aligned RESURF region and method of fabrication
TW343378B (en) An integrated circuit chip
EP0810652A3 (en) Semiconductor device and manufacture method of same
MY118479A (en) Analogue misfet with threshold voltage adjuster
SG66410A1 (en) Single and double gate field effect transistors with sidewall source-drain contacts
TW344141B (en) An insulated gate field effect transistor having a crystalline channel region
CA2010298A1 (en) Thin film transistor
DE69614949D1 (de) Leistungs-Halbleiterbauteil mit isoliertem Graben-Gate
AU5545894A (en) Power mosfet in silicon carbide
EP0792028A3 (en) Solid-state antenna switch and field-effect transistor
MY116040A (en) Low voltage active body semiconductor device
EP2264776A3 (en) High-voltage insulated gate field-effect transistor
TW333713B (en) The semiconductor device and its producing method
EP0676810A3 (en) Insulated gate field effect transistor and manufacturing process.
DE69305909D1 (de) Leistungsanordnung mit isoliertem Gate-Kontakt-Gebiet
EP0676809A3 (en) Insulated gate field effect transistor and manufacturing method.
EP0827202A3 (en) Semiconductor device including protection means and method of fabricating the same
EP0676798A3 (en) Insulated gate, asymmetric channel field effect transistor and method of manufacture.
GB2281150B (en) Insulated gate bipolar transistor
AU5927799A (en) Insulated channel field effect transistor with an electric field terminal region
EP0715346A3 (en) Method of forming a MESFET with a T-shaped gate electrode and device formed thereby
ES475716A1 (es) Puerta logica
TW337600B (en) Insulated gate field effect transistor
MY107193A (en) Semiconductor device having improved insulated gate type transistor.

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees