TW308719B - - Google Patents
Download PDFInfo
- Publication number
- TW308719B TW308719B TW085112418A TW85112418A TW308719B TW 308719 B TW308719 B TW 308719B TW 085112418 A TW085112418 A TW 085112418A TW 85112418 A TW85112418 A TW 85112418A TW 308719 B TW308719 B TW 308719B
- Authority
- TW
- Taiwan
- Prior art keywords
- coating
- bridge
- amorphous
- electrical conductor
- sacrificial material
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
- H01L23/4821—Bridge structure with air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5381—Crossover interconnections, e.g. bridge stepovers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
- Chemical Vapour Deposition (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US54707495A | 1995-10-23 | 1995-10-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW308719B true TW308719B (enExample) | 1997-06-21 |
Family
ID=24183250
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085112418A TW308719B (enExample) | 1995-10-23 | 1996-10-11 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6268262B1 (enExample) |
| EP (1) | EP0771026B1 (enExample) |
| JP (1) | JPH09172066A (enExample) |
| KR (1) | KR100415338B1 (enExample) |
| DE (1) | DE69627954T2 (enExample) |
| TW (1) | TW308719B (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6294455B1 (en) * | 1997-08-20 | 2001-09-25 | Micron Technology, Inc. | Conductive lines, coaxial lines, integrated circuitry, and methods of forming conductive lines, coaxial lines, and integrated circuitry |
| US6709968B1 (en) * | 2000-08-16 | 2004-03-23 | Micron Technology, Inc. | Microelectronic device with package with conductive elements and associated method of manufacture |
| US6670719B2 (en) | 1999-08-25 | 2003-12-30 | Micron Technology, Inc. | Microelectronic device package filled with liquid or pressurized gas and associated method of manufacture |
| US6875687B1 (en) | 1999-10-18 | 2005-04-05 | Applied Materials, Inc. | Capping layer for extreme low dielectric constant films |
| EP1094506A3 (en) * | 1999-10-18 | 2004-03-03 | Applied Materials, Inc. | Capping layer for extreme low dielectric constant films |
| DE19957302C2 (de) * | 1999-11-29 | 2001-11-15 | Infineon Technologies Ag | Substrat mit mindestens zwei darauf angeordneten Metallstrukturen und Verfahren zu dessen Herstellung |
| JP2003526944A (ja) * | 2000-03-13 | 2003-09-09 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 半導体装置を製造する方法 |
| US6798064B1 (en) * | 2000-07-12 | 2004-09-28 | Motorola, Inc. | Electronic component and method of manufacture |
| US6413852B1 (en) * | 2000-08-31 | 2002-07-02 | International Business Machines Corporation | Method of forming multilevel interconnect structure containing air gaps including utilizing both sacrificial and placeholder material |
| US6449839B1 (en) * | 2000-09-06 | 2002-09-17 | Visteon Global Tech., Inc. | Electrical circuit board and a method for making the same |
| TW535253B (en) * | 2000-09-08 | 2003-06-01 | Applied Materials Inc | Plasma treatment of silicon carbide films |
| DE10109778A1 (de) * | 2001-03-01 | 2002-09-19 | Infineon Technologies Ag | Hohlraumstruktur und Verfahren zum Herstellen einer Hohlraumstruktur |
| DE10142201C2 (de) * | 2001-08-29 | 2003-10-16 | Infineon Technologies Ag | Verfahren zur Erzeugung von Hohlräumen mit Submikrometer-Strukturen in einer Halbleitereinrichtung mittels einer gefrierenden Prozessflüssigkeit |
| JP3793143B2 (ja) * | 2002-11-28 | 2006-07-05 | 株式会社シマノ | 自転車用電子制御装置 |
| EP1542261B1 (en) * | 2003-12-10 | 2007-03-28 | Freescale Semiconductor, Inc. | Method of producing an element comprising an electrical conductor encircled by magnetic material |
| US7262586B1 (en) | 2005-03-31 | 2007-08-28 | Cypress Semiconductor Corporation | Shunt type voltage regulator |
| JP5072417B2 (ja) * | 2007-04-23 | 2012-11-14 | 株式会社東芝 | 半導体装置およびその製造方法 |
| US7964442B2 (en) * | 2007-10-09 | 2011-06-21 | Applied Materials, Inc. | Methods to obtain low k dielectric barrier with superior etch resistivity |
| JP2013089859A (ja) * | 2011-10-20 | 2013-05-13 | Toshiba Corp | 半導体装置の製造方法 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4756977A (en) | 1986-12-03 | 1988-07-12 | Dow Corning Corporation | Multilayer ceramics from hydrogen silsesquioxane |
| JP2703773B2 (ja) * | 1988-04-14 | 1998-01-26 | シャープ株式会社 | 半導体装置の製造方法 |
| US5354695A (en) * | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
| JPH02177550A (ja) * | 1988-12-28 | 1990-07-10 | Toshiba Corp | 半導体装置およびその製造方法 |
| JP2856778B2 (ja) * | 1989-09-07 | 1999-02-10 | 株式会社東芝 | 半導体装置の配線構造 |
| JPH04268750A (ja) * | 1991-02-25 | 1992-09-24 | Toshiba Corp | 半導体集積回路 |
| US5374792A (en) * | 1993-01-04 | 1994-12-20 | General Electric Company | Micromechanical moving structures including multiple contact switching system |
| US5353498A (en) * | 1993-02-08 | 1994-10-11 | General Electric Company | Method for fabricating an integrated circuit module |
| US5324683A (en) | 1993-06-02 | 1994-06-28 | Motorola, Inc. | Method of forming a semiconductor structure having an air region |
| US5461003A (en) * | 1994-05-27 | 1995-10-24 | Texas Instruments Incorporated | Multilevel interconnect structure with air gaps formed between metal leads |
| US5674758A (en) * | 1995-06-06 | 1997-10-07 | Regents Of The University Of California | Silicon on insulator achieved using electrochemical etching |
| EP0895090B1 (en) * | 1997-07-31 | 2003-12-10 | STMicroelectronics S.r.l. | Process for manufacturing high-sensitivity accelerometric and gyroscopic integrated sensors, and sensor thus produced |
-
1996
- 1996-10-11 TW TW085112418A patent/TW308719B/zh active
- 1996-10-16 DE DE69627954T patent/DE69627954T2/de not_active Expired - Fee Related
- 1996-10-16 EP EP96307505A patent/EP0771026B1/en not_active Expired - Lifetime
- 1996-10-21 JP JP8277686A patent/JPH09172066A/ja active Pending
- 1996-10-23 KR KR1019960047594A patent/KR100415338B1/ko not_active Expired - Fee Related
-
1997
- 1997-08-11 US US08/999,951 patent/US6268262B1/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH09172066A (ja) | 1997-06-30 |
| DE69627954D1 (de) | 2003-06-12 |
| KR970023839A (ko) | 1997-05-30 |
| EP0771026B1 (en) | 2003-05-07 |
| EP0771026A2 (en) | 1997-05-02 |
| US6268262B1 (en) | 2001-07-31 |
| DE69627954T2 (de) | 2004-02-19 |
| EP0771026A3 (en) | 1998-06-10 |
| KR100415338B1 (ko) | 2004-04-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW308719B (enExample) | ||
| TW284920B (enExample) | ||
| US5780163A (en) | Multilayer coating for microelectronic devices | |
| US6204201B1 (en) | Method of processing films prior to chemical vapor deposition using electron beam processing | |
| US6013575A (en) | Method of selectively depositing a metal film | |
| TW575930B (en) | Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics | |
| TW202111148A (zh) | 包括介電層之結構、其形成方法及執行形成方法的反應器系統 | |
| TW515034B (en) | Semiconductor device adhesive layer structure and process for forming structure | |
| WO1998021748A1 (fr) | Dispositif a semi-conducteur et son procede de fabrication | |
| JP3077623B2 (ja) | プラズマ化学気相成長装置 | |
| US5082522A (en) | Method for forming patterned diamond thin films | |
| EP0434045B1 (en) | Method of forming conductive material selectively | |
| KR100247515B1 (ko) | 플라즈마 cvd에 의한 박막형성방법 | |
| CN100476021C (zh) | 将不渗透膜沉积到多孔低介电常数介电膜上的方法 | |
| JP4242648B2 (ja) | 金属イオン拡散バリア層 | |
| JP2002217189A (ja) | 炭化ケイ素膜のデュアルプラズマ処理 | |
| TW414945B (en) | Plasma treatment method | |
| WO1999027574A1 (fr) | Procede de traitement au plasma | |
| TW461042B (en) | Method and system for selectively coupling a conductive material to a surface of a semiconductor device | |
| CN1125484C (zh) | 在半导体芯片上形成保护层的方法 | |
| KR100624351B1 (ko) | 금속 필름의 화학적 증착 방법 | |
| JPS62109973A (ja) | 化学蒸着タングステン用のモリブデン接着層 | |
| JP4032447B2 (ja) | 半導体装置の製造方法 | |
| JPH0586479A (ja) | Ecrプラズマcvdによる成膜方法 | |
| JPS5932151A (ja) | 半導体装置の製造方法 |