TW303520B - - Google Patents
Download PDFInfo
- Publication number
- TW303520B TW303520B TW085106352A TW85106352A TW303520B TW 303520 B TW303520 B TW 303520B TW 085106352 A TW085106352 A TW 085106352A TW 85106352 A TW85106352 A TW 85106352A TW 303520 B TW303520 B TW 303520B
- Authority
- TW
- Taiwan
- Prior art keywords
- region
- area
- implanted
- implantation
- source
- Prior art date
Links
- 238000002513 implantation Methods 0.000 claims description 20
- 239000000758 substrate Substances 0.000 claims description 15
- 239000002019 doping agent Substances 0.000 claims description 13
- 230000005669 field effect Effects 0.000 claims description 9
- 239000007943 implant Substances 0.000 claims description 9
- 239000004065 semiconductor Substances 0.000 claims description 8
- 239000000463 material Substances 0.000 claims 3
- 125000004429 atom Chemical group 0.000 description 21
- 125000005843 halogen group Chemical group 0.000 description 20
- 238000000034 method Methods 0.000 description 20
- 238000004519 manufacturing process Methods 0.000 description 14
- 239000012535 impurity Substances 0.000 description 7
- 230000007704 transition Effects 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 238000010438 heat treatment Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 238000010884 ion-beam technique Methods 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 230000002457 bidirectional effect Effects 0.000 description 3
- 238000010276 construction Methods 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 238000005496 tempering Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000008570 general process Effects 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000035515 penetration Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000002265 prevention Effects 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000007790 scraping Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/149—Source or drain regions of field-effect devices
- H10D62/151—Source or drain regions of field-effect devices of IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0221—Manufacture or treatment of FETs having insulated gates [IGFET] having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended-drain MOSFETs [EDMOS]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
- H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/213—Channel regions of field-effect devices
- H10D62/221—Channel regions of field-effect devices of FETs
- H10D62/235—Channel regions of field-effect devices of FETs of IGFETs
- H10D62/299—Channel regions of field-effect devices of FETs of IGFETs having lateral doping variations
- H10D62/307—Channel regions of field-effect devices of FETs of IGFETs having lateral doping variations the doping variations being parallel to the channel lengths
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Junction Field-Effect Transistors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/499,624 US5675166A (en) | 1995-07-07 | 1995-07-07 | FET with stable threshold voltage and method of manufacturing the same |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW303520B true TW303520B (show.php) | 1997-04-21 |
Family
ID=23986023
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085106352A TW303520B (show.php) | 1995-07-07 | 1996-05-29 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US5675166A (show.php) |
| EP (1) | EP0752722B1 (show.php) |
| JP (1) | JPH0936367A (show.php) |
| CN (1) | CN1141509A (show.php) |
| DE (1) | DE69624174T2 (show.php) |
| TW (1) | TW303520B (show.php) |
Families Citing this family (45)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0955499A (ja) * | 1995-08-11 | 1997-02-25 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| US5668024A (en) * | 1996-07-17 | 1997-09-16 | Taiwan Semiconductor Manufacturing Company | CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction extension, ion implantation process |
| JPH1050988A (ja) * | 1996-07-31 | 1998-02-20 | Sharp Corp | 絶縁ゲート型電界効果トランジスタ及びその製造方法 |
| US5834355A (en) * | 1996-12-31 | 1998-11-10 | Intel Corporation | Method for implanting halo structures using removable spacer |
| KR100223846B1 (ko) * | 1997-05-28 | 1999-10-15 | 구본준 | 반도체 소자 및 그의 제조방법 |
| DE19812945A1 (de) * | 1998-03-24 | 1999-09-30 | Siemens Ag | Halbleiterbauelement und Verfahren zu dessen Herstellung |
| US6774001B2 (en) * | 1998-10-13 | 2004-08-10 | Stmicroelectronics, Inc. | Self-aligned gate and method |
| US6232166B1 (en) * | 1998-11-06 | 2001-05-15 | Advanced Micro Devices, Inc. | CMOS processing employing zero degree halo implant for P-channel transistor |
| US6211023B1 (en) * | 1998-11-12 | 2001-04-03 | United Microelectronics Corp. | Method for fabricating a metal-oxide semiconductor transistor |
| US6198131B1 (en) * | 1998-12-07 | 2001-03-06 | United Microelectronics Corp. | High-voltage metal-oxide semiconductor |
| FR2794898B1 (fr) | 1999-06-11 | 2001-09-14 | France Telecom | Dispositif semi-conducteur a tension de seuil compensee et procede de fabrication |
| FR2796204B1 (fr) * | 1999-07-07 | 2003-08-08 | St Microelectronics Sa | Transistor mosfet a canal court |
| US6168999B1 (en) * | 1999-09-07 | 2001-01-02 | Advanced Micro Devices, Inc. | Method for fabricating high-performance submicron mosfet with lateral asymmetric channel and a lightly doped drain |
| US6426278B1 (en) * | 1999-10-07 | 2002-07-30 | International Business Machines Corporation | Projection gas immersion laser dopant process (PGILD) fabrication of diffusion halos |
| US7192836B1 (en) * | 1999-11-29 | 2007-03-20 | Advanced Micro Devices, Inc. | Method and system for providing halo implant to a semiconductor device with minimal impact to the junction capacitance |
| US6624035B1 (en) * | 2000-03-13 | 2003-09-23 | Advanced Micro Devices, Inc. | Method of forming a hard mask for halo implants |
| US6433372B1 (en) | 2000-03-17 | 2002-08-13 | International Business Machines Corporation | Dense multi-gated device design |
| US6344405B1 (en) * | 2000-04-11 | 2002-02-05 | Philips Electronics North America Corp. | Transistors having optimized source-drain structures and methods for making the same |
| JP3831598B2 (ja) * | 2000-10-19 | 2006-10-11 | 三洋電機株式会社 | 半導体装置とその製造方法 |
| US6509241B2 (en) | 2000-12-12 | 2003-01-21 | International Business Machines Corporation | Process for fabricating an MOS device having highly-localized halo regions |
| DE10148794B4 (de) * | 2001-10-02 | 2005-11-17 | Infineon Technologies Ag | Verfahren zum Herstellen eines MOS-Transistors und MOS-Transistor |
| US20030062571A1 (en) * | 2001-10-03 | 2003-04-03 | Franca-Neto Luiz M. | Low noise microwave transistor based on low carrier velocity dispersion control |
| US6756276B1 (en) * | 2002-09-30 | 2004-06-29 | Advanced Micro Devices, Inc. | Strained silicon MOSFET having improved source/drain extension dopant diffusion resistance and method for its fabrication |
| KR100953332B1 (ko) * | 2002-12-31 | 2010-04-20 | 동부일렉트로닉스 주식회사 | 반도체 장치의 제조 방법 |
| KR100981674B1 (ko) * | 2003-04-29 | 2010-09-13 | 매그나칩 반도체 유한회사 | 반도체 소자 및 그의 제조방법 |
| KR100487927B1 (ko) * | 2003-07-21 | 2005-05-09 | 주식회사 하이닉스반도체 | 마그네틱 램의 형성방법 |
| US7071069B2 (en) * | 2003-12-22 | 2006-07-04 | Chartered Semiconductor Manufacturing, Ltd | Shallow amorphizing implant for gettering of deep secondary end of range defects |
| KR100574172B1 (ko) * | 2003-12-23 | 2006-04-27 | 동부일렉트로닉스 주식회사 | 반도체 소자의 제조방법 |
| KR100552808B1 (ko) * | 2003-12-24 | 2006-02-20 | 동부아남반도체 주식회사 | 확산 소스/드레인 구조를 갖는 반도체 소자 및 그 제조 방법 |
| US7397081B2 (en) * | 2004-12-13 | 2008-07-08 | International Business Machines Corporation | Sidewall semiconductor transistors |
| DE102005004355B4 (de) * | 2005-01-31 | 2008-12-18 | Infineon Technologies Ag | Halbleitereinrichtung und Verfahren zu deren Herstellung |
| EP1717850A1 (en) * | 2005-04-29 | 2006-11-02 | STMicroelectronics S.r.l. | Method of manufacturing a lateral power MOS transistor |
| US7282406B2 (en) * | 2006-03-06 | 2007-10-16 | Semiconductor Companents Industries, L.L.C. | Method of forming an MOS transistor and structure therefor |
| SG136058A1 (en) * | 2006-03-10 | 2007-10-29 | Chartered Semiconductor Mfg | Integrated circuit system with double doped drain transistor |
| US8354718B2 (en) * | 2007-05-22 | 2013-01-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including an arrangement for suppressing short channel effects |
| US8163619B2 (en) * | 2009-03-27 | 2012-04-24 | National Semiconductor Corporation | Fabrication of semiconductor structure having asymmetric field-effect transistor with tailored pocket portion along source/drain zone |
| KR101700572B1 (ko) * | 2010-10-20 | 2017-02-01 | 삼성전자주식회사 | 저농도 채널 불순물 영역을 갖는 반도체 소자 |
| KR101714613B1 (ko) * | 2010-10-28 | 2017-03-10 | 삼성전자 주식회사 | 반도체 소자 및 이의 제조 방법 |
| JP2014036082A (ja) * | 2012-08-08 | 2014-02-24 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
| CN104078360B (zh) * | 2013-03-28 | 2016-11-23 | 中芯国际集成电路制造(上海)有限公司 | Mos晶体管的形成方法 |
| US11488871B2 (en) * | 2013-09-24 | 2022-11-01 | Samar K. Saha | Transistor structure with multiple halo implants having epitaxial layer over semiconductor-on-insulator substrate |
| US9847233B2 (en) | 2014-07-29 | 2017-12-19 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device and formation thereof |
| US9484417B1 (en) * | 2015-07-22 | 2016-11-01 | Globalfoundries Inc. | Methods of forming doped transition regions of transistor structures |
| CN113410139B (zh) * | 2020-07-02 | 2025-06-03 | 台积电(中国)有限公司 | 半导体结构及其形成方法 |
| CN113871451B (zh) * | 2021-09-24 | 2024-06-18 | 华虹半导体(无锡)有限公司 | Dmos器件及其形成方法 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5736862A (en) * | 1980-08-13 | 1982-02-27 | Toshiba Corp | Semiconductor device |
| US5171700A (en) * | 1991-04-01 | 1992-12-15 | Sgs-Thomson Microelectronics, Inc. | Field effect transistor structure and method |
| US5894158A (en) * | 1991-09-30 | 1999-04-13 | Stmicroelectronics, Inc. | Having halo regions integrated circuit device structure |
| US5583067A (en) * | 1993-01-22 | 1996-12-10 | Intel Corporation | Inverse T-gate semiconductor device with self-aligned punchthrough stops and method of fabrication |
| JPH0799315A (ja) * | 1993-06-22 | 1995-04-11 | Motorola Inc | 半導体デバイスの対向するドープ領域のインターフェースにおけるキャリア濃度を制御する方法 |
| US5371394A (en) * | 1993-11-15 | 1994-12-06 | Motorola, Inc. | Double implanted laterally diffused MOS device and method thereof |
| US5372960A (en) * | 1994-01-04 | 1994-12-13 | Motorola, Inc. | Method of fabricating an insulated gate semiconductor device |
| US5668024A (en) * | 1996-07-17 | 1997-09-16 | Taiwan Semiconductor Manufacturing Company | CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction extension, ion implantation process |
| KR100205320B1 (ko) * | 1996-10-25 | 1999-07-01 | 구본준 | 모스펫 및 그 제조방법 |
-
1995
- 1995-07-07 US US08/499,624 patent/US5675166A/en not_active Expired - Lifetime
-
1996
- 1996-05-29 TW TW085106352A patent/TW303520B/zh not_active IP Right Cessation
- 1996-07-01 DE DE69624174T patent/DE69624174T2/de not_active Expired - Fee Related
- 1996-07-01 JP JP8191409A patent/JPH0936367A/ja active Pending
- 1996-07-01 EP EP96110587A patent/EP0752722B1/en not_active Expired - Lifetime
- 1996-07-02 CN CN96108193A patent/CN1141509A/zh active Pending
-
1997
- 1997-06-02 US US08/865,846 patent/US6017798A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US5675166A (en) | 1997-10-07 |
| EP0752722B1 (en) | 2002-10-09 |
| DE69624174T2 (de) | 2003-02-13 |
| EP0752722A2 (en) | 1997-01-08 |
| JPH0936367A (ja) | 1997-02-07 |
| US6017798A (en) | 2000-01-25 |
| DE69624174D1 (de) | 2002-11-14 |
| EP0752722A3 (en) | 1998-06-10 |
| CN1141509A (zh) | 1997-01-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW303520B (show.php) | ||
| AU709509B2 (en) | Short channel fermi-threshold field effect transistors including drain field termination region and methods of fabricating same | |
| KR100662683B1 (ko) | 오프셋 드레인 페르미-문턱 전계 효과 트랜지스터 | |
| KR101217988B1 (ko) | 적층 헤테로-도핑 림 및 점진적 드리프트 영역을 가진개선된 resurf hvpmos 장치 | |
| US8198673B2 (en) | Asymmetric epitaxy and application thereof | |
| US7180136B2 (en) | Biased, triple-well fully depleted SOI structure | |
| CN100557818C (zh) | 半导体组件及其制造方法 | |
| US5536959A (en) | Self-aligned charge screen (SACS) field effect transistors and methods | |
| TW323396B (en) | Method for fabricating DMOS transistor | |
| US6274906B1 (en) | MOS transistor for high-speed and high-performance operation and manufacturing method thereof | |
| JP4338784B2 (ja) | 短チャネル・フェルミしきい値電界効果型トランジスタ | |
| CN111370491B (zh) | 开关ldmos器件及制造方法 | |
| US20080121992A1 (en) | Semiconductor device including diffusion barrier region and method of fabricating the same | |
| KR100556350B1 (ko) | 반도체 소자 및 그 제조방법 | |
| JPH08330590A (ja) | 絶縁ゲート電界効果トランジスタ構造およびその製造方法 | |
| WO2007109658A2 (en) | Shared metallic source/drain cmos circuits and methods thereof | |
| US6096588A (en) | Method of making transistor with selectively doped channel region for threshold voltage control | |
| TW495878B (en) | Semiconductor device | |
| Sun et al. | Simulation and fabrication of vertical channel transistors with self-aligned high-κ metal gates using ion implantation for source/drain doping | |
| US20180076280A1 (en) | Shallow drain metal-oxide-semiconductor transistors |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |