TW297936B - - Google Patents

Download PDF

Info

Publication number
TW297936B
TW297936B TW85104293A TW85104293A TW297936B TW 297936 B TW297936 B TW 297936B TW 85104293 A TW85104293 A TW 85104293A TW 85104293 A TW85104293 A TW 85104293A TW 297936 B TW297936 B TW 297936B
Authority
TW
Taiwan
Prior art keywords
input
circuit
contact
signal generator
integrated circuit
Prior art date
Application number
TW85104293A
Other languages
English (en)
Chinese (zh)
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=8219229&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=TW297936(B) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of TW297936B publication Critical patent/TW297936B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1731—Optimisation thereof
    • H03K19/1732—Optimisation thereof by limitation or reduction of the pin/gate ratio
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Wire Bonding (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
TW85104293A 1995-05-05 1996-04-11 TW297936B (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP19950106850 EP0743756B1 (de) 1995-05-05 1995-05-05 Konfigurierbare integrierte Schaltung

Publications (1)

Publication Number Publication Date
TW297936B true TW297936B (enExample) 1997-02-11

Family

ID=8219229

Family Applications (1)

Application Number Title Priority Date Filing Date
TW85104293A TW297936B (enExample) 1995-05-05 1996-04-11

Country Status (7)

Country Link
US (1) US5726601A (enExample)
EP (1) EP0743756B1 (enExample)
JP (1) JPH08307241A (enExample)
KR (1) KR100310380B1 (enExample)
AT (1) ATE156950T1 (enExample)
DE (1) DE59500516D1 (enExample)
TW (1) TW297936B (enExample)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4556806A (en) * 1982-05-10 1985-12-03 Texas Instruments Incorporated Gate alterable output buffer
JPH01289138A (ja) * 1988-05-16 1989-11-21 Toshiba Corp マスタースライス型半導体集積回路
US5051622A (en) * 1989-11-08 1991-09-24 Chips And Technologies, Inc. Power-on strap inputs
JPH07109843B2 (ja) * 1989-12-28 1995-11-22 三洋電機株式会社 半導体集積回路
JP2563679B2 (ja) * 1991-01-24 1996-12-11 シャープ株式会社 双方向入出力信号分離回路
JPH05136200A (ja) * 1991-11-14 1993-06-01 Mitsubishi Electric Corp 半導体集積装置
EP0570158B1 (en) * 1992-05-08 2000-01-19 National Semiconductor Corporation Frequency multiplication circuit and method for generating a stable clock signal
EP0651513B1 (en) * 1993-10-29 1997-08-06 STMicroelectronics S.r.l. Integrated circuit with bidirectional pin
JP2684976B2 (ja) * 1993-11-24 1997-12-03 日本電気株式会社 半導体装置

Also Published As

Publication number Publication date
US5726601A (en) 1998-03-10
DE59500516D1 (de) 1997-09-18
JPH08307241A (ja) 1996-11-22
KR960043526A (ko) 1996-12-23
EP0743756B1 (de) 1997-08-13
ATE156950T1 (de) 1997-08-15
KR100310380B1 (ko) 2001-12-17
EP0743756A1 (de) 1996-11-20
HK1000950A1 (en) 1998-05-08

Similar Documents

Publication Publication Date Title
US6459322B1 (en) Level adjustment circuit and data output circuit thereof
JP3204690B2 (ja) マルチモード入力回路
JP2004096727A (ja) パワーオンリセット回路及びパワーオンリセット方法
US6163170A (en) Level converter and semiconductor device
JPS62500063A (ja) 電子信号の立上り時間改良用補助回路
JPH05243940A (ja) 出力バッファ装置
TW513858B (en) Semiconductor integrated circuit
JP2003188710A (ja) レベル変換回路
CN114095004B (zh) 驱动电路
TW297936B (enExample)
JPH03158018A (ja) 入力回路
EP1360765B1 (en) Buffers with reduced voltage input/output signals
US7199613B2 (en) Reducing coupling effect on reference voltages when output buffers implemented with low voltage transistors generate high voltage output signals
JPH0897676A (ja) 出力回路
JP4364752B2 (ja) 出力回路
JP2005522168A (ja) Ｍｏｓトランジスタを用いた電圧変換器
JPS63142719A (ja) ３ステ−ト付相補型ｍｏｓ集積回路
KR20190006111A (ko) 타이하이 및 타이로우 회로
EP4131780B1 (en) Multi-purpose output circuitry
JP2001237691A5 (enExample)
US6559678B1 (en) Node predisposition circuit
JPH0355912A (ja) ヒステリシス回路
JPH05227003A (ja) 出力回路装置
JP2697691B2 (ja) スキャンパスを有する半導体集積回路
JPH08274606A (ja) 出力バッファ回路

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent