TW297917B - - Google Patents

Download PDF

Info

Publication number
TW297917B
TW297917B TW085104876A TW85104876A TW297917B TW 297917 B TW297917 B TW 297917B TW 085104876 A TW085104876 A TW 085104876A TW 85104876 A TW85104876 A TW 85104876A TW 297917 B TW297917 B TW 297917B
Authority
TW
Taiwan
Prior art keywords
layer
wafer
contact window
semiconductor wafer
insulating layer
Prior art date
Application number
TW085104876A
Other languages
English (en)
Original Assignee
Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics Nv filed Critical Philips Electronics Nv
Application granted granted Critical
Publication of TW297917B publication Critical patent/TW297917B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68368Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/928Front and rear surface processing
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/977Thinning or removal of substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Die Bonding (AREA)
  • Electrodes Of Semiconductors (AREA)

Description

A7
請 先 閲 讀 背 Λ 之 注 意 事 項 再 填 寫 本 頁 訂
經濟部中央標準局員工消費合作社印製 2S7917 五、發明説明(2 同。 EP-A-570 224揭示-種述於開頭段落中之方法,由是在 :導體晶圓黏著於支撑_,且在絕緣層從另一第二例 露出後,在絕緣層中提供接觸窗,層結構中提供向下延伸 至支撢晶圓上金屬化之開口。支 叉禪晶圓上I金屬化係— 種液晶顯示器之透明電極,其用以將液晶局部㈣。 在實務上,進行黏著之方法步驟係在一適於製造半導 禮元件之特殊清潔室中進行,而黏著本身和其後之方法 步驟較佳係在一適於最終安裝之較不清潔空間中進行。 於黏著連接後,接觸窗係於已知方法中已述之暴露絕緣 層中提供。實務上,此—較小接觸窗較複雜型樣之製造 需要一種方法,由該方法能夠實現較小維度之耐光型樣 。此表示在二種提及之空間中皆必需存在非常昴貴之照 相平版印刷設備。 ' 本發明之目的特別在於改良開頭段落中所述之方法, 使得能夠在二種不同空間中製造該產物,在清潔室中需 要貴s又備,但在另一適於最終連接之室中則不然。 根據本發明,爲達此目的之方法特徵在於接觸窗係在後 者固定於支撑晶圓前於半導體晶圓第—側之絕緣層中提 供’且接著填充一種能夠以絕緣層爲準移除之材料,由 該處接觸窗在後者頃固定於支撢晶圓後,且在頃露出絕緣 層後從半導體晶圓第二側打開。 接觸窗可以利用相同之石版印刷設備於絕緣層中提供, 該設備係於清潔室中用於半導體元件和半導髏晶圓第— 5- 本紙張尺度速用中國囤家標準(CNS ) A4規格(210X297公釐) (請先閱讀背面之注意事項再填寫本頁) -裝. -丁 -·* 經 部 t 央 揉 準 員 費 合 作 社 印 掣 五 、發明説明(3 A7 B7 側上導體軌跡乏制、生 ^ 製造。在絕緣層露出處理期間接觸窗中 徒供又材料將霞+ „ ,, τ ^ 露出。此材料其後能夠選擇性移除,所以 耐光光軍。 打開。在此露出之絕緣層上不需要提供 2具備接觸窗之絕緣層作爲光罩,可以接著簡單製造 層、,°構和膠層中之開口。這㈣口亦可以因而製造,不 需在凊’絮至外安排昂貴之照相平版印刷設備。 、 在本方法d較佳具趙實施例中,接觸窗經填充—種 λ可以相對於屬於層結構之該層中之絕緣層選擇 料1:撰::!以一種能夠以亦沉積於接觸窗之絕緣層材 ,移除之材料製成。接觸窗中提供之層將於 ^緣層暴露之處理期間露出,接著可以從接觸窗選擇性 =除。在露出絕緣層之方法期間,膠層係受接觸窗中提 甩疋層保#蒦。此表不使用之膠型態能夠不耐於暴露絕 厣疋蚀刻劑。 方法之第較佳具體實施例中,不容許層結構包 層以同於絕緣層之材料製成之層’因爲絕緣層其後 竭蝕凌j期間,經由此先前之層蚀刻。偶若絕緣層係 :氧化矽製造,該層結構不可包含氧化矽層。此選擇材 料I限制在本方法之第二具體實施例中避免,由是不僅 絕緣層中之接觸開口,層結構中之開口係在後者固定於 支撑晶圓之前從半導體晶圓第—側提供,該開口其後經 塡充一種材料,接觸窗亦填充。 在打開接觸窗和形成層結構中之開口期間,能夠以絕緣 "6 本紙張尺度適用中國國家縣(CNS) Α4規格(21()><297公幻 請 閲 讀 背 面 意 ψ ΧΆ 再 填 % 本 頁 裝 訂 A7 A7 經濟部中央橾準局員工消費合作社印製 發明説明f 層1準選擇性移除材料。最好接觸窗和層結構中之開口 經填充膠,半導體以該膠固定於支律晶圓。開 一般之環氧基或丙烯酸系腺_誓 軚—政“ 糸膠實務上並不被_溶液攻 擊,由實務上爲矽之該溶液半導體片之材料能夠以氧化 珍製成之絕緣層爲準選擇性移除。膠層本身二:: 廣爲準和層結構移除’例如,在含氧電漿中。其後^ 同時形成膠層中之開口和層社媒由 啊嘈t構中义開口。此期間中具 接觸窗之絕緣層可以作爲光罩。 、 經由實例參考附圖將更詳盡解釋本發明,其中: 圖1至10截面圖示由根據本發明之方法之第一較佳具體 實施例,許多製造階段中之部份裝置, 、 圖11至13截面圖示由根據本發明之方法之第二較佳具體 實施例,許多製造階段中之部份裝置, 、 圖14和15截面圖示由根據本發明之方法之較佳具 例’二個製造階段中之特殊裝置。 、 圖1至10截面圖示由根據本發明之方法之第一較佳具體 實施例,許多製造階段中之部份裝置。製造係以約7〇〇微 米後之半導體晶圓1開始,該晶圓係在其第一側2以一位於 絕緣層3上之半導體材料層4提供。在本實例中,此爲單晶 矽半導體晶圓1,由於氧離子之植入而於其中存在約〇4微 米後之氧化矽層3。約0.1微米厚之單晶矽4半導體材料層 存在於氧化碎層3上。然而,這對於本發明之基礎是不重 要的。該半導體層或者可以是一層多晶形或非晶形半導體 材料,其可以是一種除珍之外之半導體材料。該絕緣層亦 -7- 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) : : {政-- (請先閱讀背面之注意事項再填寫本頁) 訂 A7 B7 五、發明説明(5 ) 可以以除氧化矽外之材料製成。 具半導體元件和導體軌跡之層結構係以一般方式位於第 一侧2上。該半導體元件可以例如是一種雙極和M〇s電晶 體。在本實例中,爲了簡化表示河〇§電晶體形式之單一元 件。矽層4爲此目的(圖2)以—般方式具備p型摻雜,然後 再分爲相互絕緣片5,在本實例中,其中矽層4經蝕刻遠離 片5間之絕緣層3。一 Μ 0 S電晶體係在各片中形成。因此, 矽層4利用矽層4之一般熱力氧化作用具備出入介電層6。 其後沉積一層多晶形碎7。 接著(圖3),出入口電極8形成於多晶形矽層7中。以出 入口電極8作爲光罩,根源9及汲極丨〇接著經由η型摻雜劑 之植入形成。最後,因形成之電晶體經絕緣氧化矽層丨丨覆 蓋。 然後提供一普通耐光光罩12(圖6),利用該光罩將接觸 窗1 3蝕刻入氧化矽層1丨(圖7 )。然後以一般方式在半導體 晶圓1第一側2上形成導體軌跡1 4。 經濟部中央標準局員工消費合作社印製 .. ; ^ 威-- (請先閱讀背面之注意事項再填寫本頁) 最後’以一般方式以氮化矽層15和氧氮化矽層16將因而 產生之組件鈍化。該氮化矽15係利用電漿加強Cvd方法( 化學蒸汽沉積作用)沉積,氧氮化矽層丨6係利用一般之 C V D方法在低溫進行。 其後,(圖9 )’半導體晶圓1利用膠層丨7以其第一側2固 定於支撑晶圓1 8。於本實例中’半導體晶圓1係利用一丙 締酸系膠層17固定於約ι·5毫米厚之玻璃支律晶圓is。半 導體晶圓1固定於支律晶圓i 8後不需要再加熱至高於約 -8- 本紙張尺度適用中國國家揉準(CNS ) A4規格(210X297公董) A7 A7 B7 、發明説明(6 200 c,其係半導體晶㈢ 揮晶圓8本身上不需二固定物和支 以固定於支撢晶圓18,^需=原因。半導體晶圓1可 ’或如實例中之丙缔酸二::衣氧基膠之合成樹脂膠 璃製造m®可以具有μ $ 中〈破 調節。後〈万法步驟中之擴展差異小,且能夠以膠層 1nt導禮晶圓1固定於支揮晶圓18後,從另一第二側19(圖 ^丰導體晶圓移除材料’直到絕緣體層3露出。最後, 將第_侧19首先進行普通化學錢磨城理,直到氧 絕緣層3近似幾微米,其後將此層3於κ〇Η之蝕刻浴中露出 田達到層3時’蚀刻處理自動停止,此層係作 止物。 宁 支撑晶圓18具備-金屬化2〇。此金屬化2〇可以包括,例 如,線圈或電阻,但或者可以是導電掩蔽,如於本實例中 ,其能夠在操作裝置期間接地。 絕緣層3具備接觸窗2 1,開口 2 2形成於層結構1 5中,1 6 和開口 2 3係於接觸窗2 1面積之膠層丨7中之開口 i 7中。該 開口 22 ’ 23向下延伸至支揮晶圓18上之金屬化2〇。接觸 窗21和形成之開口 22,23利用具備導電元件24,利用該 元件能夠接觸支揮晶圓1 8上之金屬化2 0。 接觸窗21係在後者固定於支撑晶圓18前提供於半導體晶 圓1第一側之絕緣層3中。其後(圖4),一耐光光罩25形成 於絕緣層上,於其上形成MOS電晶體,由其上接觸窗21經 -9- 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) ^ J 衣------1τ------1·^ (請先閱讀背面之注意事項再填寫本頁} 經濟部中央標準局員工消費合作社印製 經濟部中央橾準局員工消費合作社印製 A7 ------- -----B7 五、發明説明(7 ) 蝕刻於絕緣層3之中。這些窗其後經填充一種材料,該 料能夠以絕緣層爲準3選擇性移除。從半導體第二側^ 接觸窗21打開(圖10),於後者固定於支律晶圓“上之後 ,且於絕緣層3露出之後。接觸窗21中提供之材料於相同 處理期間露出’於其中露出絕緣層3,且其後可以選擇性 移除,即不需使用光罩。 用以製造Μ 0 S之清潔室中使用之相同石版印刷設備,和 半導體晶圓1第一側2上之導體軌跡14亦能夠用以提供絕緣 層3中之接觸窗2 1,耐光光罩25係用於此。 在本實例中(圖8),接觸窗2 1經填充一種材料,其能夠 以屬於層結構1 5,1 6之一之絕緣層3爲準選擇性移除,於 此例中氮化矽層15亦沉積於接觸窗21中。接觸窗21中提 供之氮化矽層15將於相同處理中露出,於其中露出絕緣層 3,且其後可以以一般方式從接觸窗2 i選擇性移除。而絕 緣層於KOH溶液中露出,膠層17受接觸窗中提供之層15 保礎。此表示亦可以使用不耐此一Koh溶液之膠型態。 層結構15’ 16中之開口 22和膠層17中之開口 23接著 蚀刻’以具備接觸窗2 1之絕緣層3作爲光軍。該開口 2 2 ’ 2 3可以因而形成,不需具有清潔室外可利用之昴貴照 相平版印刷設備。 在上述具體實施例中,開口 2 2經由包括氮化矽層1 5和 氧氮化妙層1 6之層結構提供。這些材料能夠以絕緣層爲 準3之氧化碎選擇性蚀刻。層結構1 5,1 6不可包括一層 與絕緣層3相同之材料,因爲於該例中絕緣層3亦將在經 ____-10- 本紙ίΜ顧巾目ϋ家橾準(CNS ) Α4規格(21GX 297公釐) ,I ^ -^-- (請先聞讀背面之注意事項再填寫本頁) -訂· 經濟部中央標準局貝工消費合作社印裝 A7 B7 五、發明説明(8 ) 由前述層之開口 2 2蝕刻期間蚀刻。在此所述之實例中, 層結構1 5,1 6不可包括氧化矽。此表示選擇層結構中所 使用材料之限制。 該選擇材料之限制於圖11至13中所示之方法之第二較 佳具體實施例中避免。在此不僅在絕緣層3中提供接觸窗 21,亦在半導體晶圓1第一側2之層結構15,28中提供 開口 2 2,在後者固定於支撑晶圓1 8前。 在頃形成MOS電晶體後(圖3),提供耐光光罩27,利 用該光罩將接觸窗1 3蝕刻於氧化矽層1 !中。然後,如上 所述,導體軌跡14以一般方式於半導體i第一侧2上形成 ’以一般方式以氮化矽1 5將因而形成之組件鈍化,在此 例中,則是以氧化矽層2 8。本具體實施例中之層2 8係與 絕緣層3相同之材料,但此將不會在其後之方法步驟中產 生問題,因爲將變得顯而易見。 在提供進一步之耐光光罩29後(圖12),開口22經蝕刻 於層結構15,28之中,接觸窗21進入絕緣層3中。 在此具體實施例中,再此,接觸窗2 1經填充一種材料 ,其能夠以絕緣層爲準3之材料選擇性移除。在此不僅填 充接觸窗2 1,層結構1 5,2 8中之開口 2 2亦經填充相同材 料,以該材料填充接觸窗2 1 (圖1 3 )。然後從半導體晶圓 1第二侧1 9打開接觸窗2 1,在後者固定於支撑晶圓1 8後 ,且在絕緣層3露出後,由其上開口 2 2蚀刻進入層結構 1 5,2 8中。然後裝置係如圖1 0所示。 在打開接觸窗2 1和層結構1 5,2 8中開口 2 2蝕刻期間, -11 - 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) (請先閱讀背面之注意事項再填寫本頁) .裝. 訂 經濟部中央標準局員工消費合作社印製 -12- 、發明説明(9 ) 移除材料,其能夠以絕緣層爲準3選擇性移除。最好,如 同本實例中和如圖13中所示般’接觸窗”和層結構”, 28中之㈤口22、„充膠層17,經由該膠層半導禮晶圓μ 疋於支撑晶圓i 7 〇 實務上,普通環氧基或丙烯酸系膠相當不被溶液攻 擊,由該溶液係能夠以氧化矽絕緣層3爲準從半導體晶圓i 選擇性移除。此膠層17本身能夠相對於絕緣層,於此實例 爲氧化矽,和層結構中之其它層15 , 28,例如在含氧電漿 中選擇性移除。膠層17中之開口 23其後可以與層結構15 ,28中之開口 22同時形成。於此期間具接觸窗21之絕緣 層3係作爲光罩。 最後,接觸窗21和形成之開口 22,23具備導電元件24 ,較佳以電化學方式,因而能夠接觸支撢晶圓18上之金屬 化。材料可以以此方式在接觸窗21和開口 22,23中選擇 性形成。再次,因此,對於提供導電元件不需要筇貴之照 相平版印刷設備。 圖14表示如上所述製造之裝置,其中開口 22提供於層結 構15 ’28中,由該開口連接於MOS電晶根源9之導體 軌跡1 4形成部份。導電元件2 4因而將根源9連接於開口 2 2 和23之支撑晶圓上之金屬化。提供此一連接不需昂貴之設 備。形成導體軌跡14之層可以以相同方式如所述具體實施 例參考圖1至1 〇填充,其中其係關於氮化矽層1 5。 圖15,最後,表示一種如上述製造之裝置,其中半導體 晶圓1係以膠層17固定於支撑晶圓30,該晶圓具於遠離半 本紙張尺度適财_家縣(⑽)爾丨Gx297公着 (請先閱讀背面之注意事項再填寫本頁) .裝. 訂 A7 --------Β7 五、發明説明(10 ) 導體晶I之侧上具金屬化31。支撺晶圓亦具備開口 32, =以導電M24與金屬化31接觸。而開口32於支撑 中形成,具接觸窗21之絕緣層3能夠使用作爲光罩。 晶圓30則必需是一種能夠以絕緣層3之氧化矽爲準選擇性 蝕刻之材料。支撑晶圓30係例如以氧化銘製成。倘若開 口 32係在半導體晶圓!固定於支撐晶圓3〇上之前於支律 晶圓3〇中提供,則該支律晶圓能夠以玻璃製成。條件爲 接觸窗2 i和開口 32於支撑晶圓3〇上半導體晶圓i之固定 物中相互排列。製造支撑晶圓3 〇中之開口不需要昴貴設 備。 經由上述步驟,能夠不僅形成包括大量半導體元件之裝 置’如雙極或MOS電晶體,其可以用以作爲積體電路,亦 形成部份例如液晶顯示器之裝置。所形成之裝置其後可以 成爲印刷版之一,於其間封入液晶。此液晶其後存在於例 如遠離半導體晶圓之支撑晶圓之一側。該半導體元件可以 是一種開關元件’經由該元件能夠啓動顯示器之一圖素, 而支撑晶圓上之金屬化係一種電極,經由該液晶能夠局部 排列。 . : {滅------t------ f請先閱請背面之注意事項再填寫本頁) 經濟部中央標隼局貝工消費合作社印裝 _ -13- 本紙張££^用中國函^榡準(€奶)八4規格(210'乂297公釐>

Claims (1)

  1. 297917 經濟部中央標準局員工消費合作社印製 六、申請專利範圍 '~ ·~—-- ι 一種製造裝置之方法’經由該方法具備半導體元件和導 體軌跡之層結構於具備一層位於絕緣層上之半導體材料 t半導體第一側上形成,於其上半導體晶圓利用一膠層 以孩第—侧固定於支撑晶圓,該支撑晶圓具備—金屬化 ,於其後從半導體晶圓另一側,第二側移除材料,直到 絕緣層露出,經由該方法絕緣層具備接觸窗,開口於層 結構和接觸窗範圍之膠層中形成,該開口向下延伸至支 撑卵圓上之金屬化,所形成之接觸窗和開口便具備導電 2件,特徵在於接觸窗係在半導體晶圓固定於支撑晶圓 前從半導體晶圓第一側之絕緣層中提供,其後填充一種 能夠以絕緣層爲準移除之材料,由其上在半導體晶圓固 定於支撑晶圓後,且絕緣層露出後從半導體晶圓第二側 打開接觸窗。 2. 根據申請專利範圍第1項之方法,其特徵在於該開口經 蚀刻於層結構中,且進入半導體晶圓第二側之膠層中, 具接觸窗之絕緣層係作爲一光罩,在半導體晶圓固定於 支撑晶圓後,絕緣層頃露出,且接觸窗頃打開。 3. 根據申請專利範圍第1或2項之方法,其特徵在於該接觸 窗係在半導髏晶圓固定於支撑晶圓後從半導體晶圓第— 侧之絕緣層中提供,且其後以屬於一種亦沉積於接觸窗 中之層材料填充。 4. 根據申請專利範圍第1或2項之方法,其特徵在於層結構 中之開口亦在半導體晶圓固定於支律晶圓之前從半導體 晶圓第一側提供,其後以亦填充於接觸窗之材料填充。 -14- 本紙張尺度逋财UU家轉(CNS) A4規格(2丨0><297公楚) -----J (請先閱讀背面之注意事項再填寫本頁) 裝_ 訂 A8 B8 C8 D8 申請專利範圍 ::申請專利範圍第4項之方法,其特徵在於層結構中 二D和接觸窗經填充膠,經由該膠半導體晶圓 又輝晶圓上。 於 :據申請專利範圍第Η之方法,其特徵在於層結構中 接觸窗和開口係以電化學方式具備導電元件。 、據中請專利範ϋ第1項之方法,其特徵在於層結構中 開D係位於層結構中,該結構包括晶圓第一侧上 體軌跡。 根據申請專利範圍第i項之方法,其特徵在於金屬化係 位於支撑晶圓上,於其遠離半導體晶圓之側。 ^---\----1 柒! (靖先聞讀背面之注意事項再填寫本頁) -3 經濟部中央標準局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS I A4規格(210X297公董)
TW085104876A 1995-05-10 1996-04-24 TW297917B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP95201201 1995-05-10

Publications (1)

Publication Number Publication Date
TW297917B true TW297917B (zh) 1997-02-11

Family

ID=8220279

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085104876A TW297917B (zh) 1995-05-10 1996-04-24

Country Status (6)

Country Link
US (1) US5770487A (zh)
EP (1) EP0770267B1 (zh)
JP (1) JP4060882B2 (zh)
DE (1) DE69622339T2 (zh)
TW (1) TW297917B (zh)
WO (1) WO1996036072A2 (zh)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0746875B1 (en) * 1994-12-23 2002-03-06 Koninklijke Philips Electronics N.V. Method of manufacturing semiconductor devices with semiconductor elements formed in a layer of semiconductor material glued on a support wafer
US6027958A (en) * 1996-07-11 2000-02-22 Kopin Corporation Transferred flexible integrated circuit
JP3116085B2 (ja) * 1997-09-16 2000-12-11 東京農工大学長 半導体素子形成法
JP3809733B2 (ja) * 1998-02-25 2006-08-16 セイコーエプソン株式会社 薄膜トランジスタの剥離方法
US6355950B1 (en) * 1998-09-23 2002-03-12 Intel Corporation Substrate interconnect for power distribution on integrated circuits
US6452272B1 (en) * 1999-06-29 2002-09-17 Koninklijke Philips Electronics N.V. Semiconductor device
US6882045B2 (en) * 1999-10-28 2005-04-19 Thomas J. Massingill Multi-chip module and method for forming and method for deplating defective capacitors
JP2001267578A (ja) * 2000-03-17 2001-09-28 Sony Corp 薄膜半導体装置及びその製造方法
US6906847B2 (en) * 2000-12-07 2005-06-14 Reflectivity, Inc Spatial light modulators with light blocking/absorbing areas
US7056810B2 (en) * 2002-12-18 2006-06-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor apparatus, and semiconductor apparatus and electric appliance
US9012232B2 (en) * 2005-07-15 2015-04-21 Nipro Diagnostics, Inc. Diagnostic strip coding system and related methods of use
GB2492442B (en) 2011-06-27 2015-11-04 Pragmatic Printing Ltd Transistor and its method of manufacture
GB2492532B (en) * 2011-06-27 2015-06-03 Pragmatic Printing Ltd Transistor and its method of manufacture
DE102011116409B3 (de) * 2011-10-19 2013-03-07 Austriamicrosystems Ag Verfahren zur Herstellung dünner Halbleiterbauelemente
US20200249588A1 (en) * 2019-02-01 2020-08-06 Micro Engineering, Inc. Adhesive residue removal apparatus and adhesive residue removal method

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3936930A (en) * 1972-07-10 1976-02-10 Rca Corporation Method of making electrical connections for liquid crystal cells
JP2617798B2 (ja) * 1989-09-22 1997-06-04 三菱電機株式会社 積層型半導体装置およびその製造方法
US5256562A (en) * 1990-12-31 1993-10-26 Kopin Corporation Method for manufacturing a semiconductor device using a circuit transfer film
JPH04320216A (ja) * 1991-04-19 1992-11-11 Nec Corp 液晶表示パネルおよびその製造方法
US5317433A (en) * 1991-12-02 1994-05-31 Canon Kabushiki Kaisha Image display device with a transistor on one side of insulating layer and liquid crystal on the other side
JP2821830B2 (ja) * 1992-05-14 1998-11-05 セイコーインスツルメンツ株式会社 半導体薄膜素子その応用装置および半導体薄膜素子の製造方法
US5537234A (en) * 1993-01-19 1996-07-16 Hughes Aircraft Company Relective liquid crystal display including driver devices integrally formed in monocrystalline semiconductor layer and method of fabricating the display
US5591678A (en) * 1993-01-19 1997-01-07 He Holdings, Inc. Process of manufacturing a microelectric device using a removable support substrate and etch-stop
US5479048A (en) * 1994-02-04 1995-12-26 Analog Devices, Inc. Integrated circuit chip supported by a handle wafer and provided with means to maintain the handle wafer potential at a desired level
US5627106A (en) * 1994-05-06 1997-05-06 United Microelectronics Corporation Trench method for three dimensional chip connecting during IC fabrication
BE1008384A3 (nl) * 1994-05-24 1996-04-02 Koninkl Philips Electronics Nv Werkwijze voor het vervaardigen van halfgeleiderinrichtingen met halfgeleiderelementen gevormd in een op een dragerplak aangebrachte laag halfgeleidermateriaal.

Also Published As

Publication number Publication date
DE69622339T2 (de) 2003-03-06
EP0770267A2 (en) 1997-05-02
JP4060882B2 (ja) 2008-03-12
DE69622339D1 (de) 2002-08-22
EP0770267B1 (en) 2002-07-17
WO1996036072A3 (en) 1997-01-16
JPH10503328A (ja) 1998-03-24
WO1996036072A2 (en) 1996-11-14
US5770487A (en) 1998-06-23

Similar Documents

Publication Publication Date Title
TW297917B (zh)
TW288193B (zh)
TW560067B (en) Semiconductor device and manufacturing method thereof
TW271012B (zh)
TW418539B (en) A method for forming TFT in liquid crystal display
TW294831B (zh)
TW320752B (en) Metal gate electrode process
US20100059820A1 (en) Semiconductor device and method for manufacturing semiconductor device
TWI234118B (en) Integrated semiconductor circuit device, process of manufacturing the same, IC module and IC card
TWI247382B (en) Method for manufacturing a semiconductor device
TW456028B (en) Semiconductor device and process for manufacturing semiconductor device
TW594103B (en) Bottom gate type thin film transistor (TFT) and the preparing method therefor
JP3124303B2 (ja) 半導体装置とその製造方法
TW314642B (zh)
TW308736B (zh)
JP2002270617A (ja) 半導体装置
TW432718B (en) Semiconductor device having a capacitor element, and method for making the same
TW519766B (en) Method for fabricating thin film transistor or liquid crystal display
TW501279B (en) Substrate for display panel, method of producing same, and apparatus for forming thin film used therefor
TW507382B (en) Fabrication method of thin film transistor with low series resistance
JP3278062B2 (ja) 半導体装置とその製造方法
TW301053B (en) Manufacturing method of improved field oxide
TW439193B (en) Method for fabricating the dual gate oxide layer
TW439133B (en) Multi-gate method for forming silicide
TW323395B (en) Manufacturing method of improving tungsten metal interconnection step coverage

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent