TW202001853A - Display panel - Google Patents

Display panel Download PDF

Info

Publication number
TW202001853A
TW202001853A TW108119483A TW108119483A TW202001853A TW 202001853 A TW202001853 A TW 202001853A TW 108119483 A TW108119483 A TW 108119483A TW 108119483 A TW108119483 A TW 108119483A TW 202001853 A TW202001853 A TW 202001853A
Authority
TW
Taiwan
Prior art keywords
pixel unit
pixel
display panel
retaining wall
electrode
Prior art date
Application number
TW108119483A
Other languages
Chinese (zh)
Other versions
TWI714115B (en
Inventor
謝宗錞
Original Assignee
友達光電股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 友達光電股份有限公司 filed Critical 友達光電股份有限公司
Priority to CN201910543740.2A priority Critical patent/CN110265446B/en
Publication of TW202001853A publication Critical patent/TW202001853A/en
Application granted granted Critical
Publication of TWI714115B publication Critical patent/TWI714115B/en

Links

Images

Landscapes

  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

A display panel includes a substrate and a plurality of pixel units. Each of the pixel unit includes a first electrode, a bank structure, and a pixel structure. The bank structure has an opening, a top side opposite to the substrate and a bank side wall. The bank side wall of the bank structure is located between the first electrode and the top side. The pixel structure is disposed on the first electrode and partially overlaps with the bank structure and the opening. The pixel structure includes a first surface, a second surface and a sectional surface connecting between the first surface and the second surface. The pixel units include at least one first pixel unit and at least one second pixel unit. The pixel structure of the first pixel unit has a first sectional surface, and a length of the first sectional surface is L1. The pixel structure of the second pixel unit has a second sectional surface, and a length of the second sectional surface is L2. L1 > L2.

Description

顯示面板Display panel

本發明是有關於一種顯示面板,且特別是有關於一種具有不同截線段長的擋牆結構的顯示面板。The present invention relates to a display panel, and in particular to a display panel having a retaining wall structure with different section lengths.

隨著科技的進步,平面顯示器是近年來最受矚目的顯示技術,其中有機發光二極體(organic light emitting diode, OLED)因其自發光、無視角依存、省電、製程簡易、低成本、低溫度操作範圍以及高應答速度等優點而具有極大的應用潛力,可望成為下一代的平面顯示器之主流。With the advancement of technology, flat panel displays are the most attention-grabbing display technology in recent years. Among them, organic light emitting diodes (OLEDs) are due to their self-illumination, no viewing angle dependence, power saving, simple manufacturing process, low cost, The advantages of low temperature operating range and high response speed have great application potential, and are expected to become the mainstream of the next generation of flat panel displays.

噴墨塗佈技術(ink jet printing, IJP)在OLED的製程上能夠提升材料利用率以降低成本,但在進行噴墨塗佈之前需形成對應畫素設置的擋牆(bank),以定義每一畫素的區域。然而,於乾燥製程中,液滴噴塗於顯示器邊緣與噴塗於顯示器中央的揮發率不同。因此,形成於顯示器上的薄膜厚度均勻度不佳,導致斑紋的產生,致使顯示器邊緣的亮度及色度與中心有明顯差異。Ink jet printing technology (ink jet printing, IJP) can improve the material utilization rate in the OLED process to reduce costs, but before the ink jet coating needs to form a corresponding pixel set up a bank (bank) to define each A pixel area. However, in the drying process, the evaporation rate of droplets sprayed on the edge of the display is different from that sprayed on the center of the display. Therefore, the uniformity of the thickness of the film formed on the display is poor, resulting in the occurrence of speckles, which causes the brightness and chromaticity of the edge of the display to be significantly different from the center.

本發明提供一種顯示面板,其可減少斑紋產生,具有均勻的亮度及色度。The invention provides a display panel which can reduce the occurrence of speckles and has uniform brightness and chromaticity.

本發明的顯示面板,包括基板以及多個畫素單元設置於基板上。每一畫素單元包括第一電極、擋牆結構以及畫素結構。擋牆結構具有開口、背向基板的頂面及擋牆側壁。擋牆結構的擋牆側壁位於第一電極與頂面之間。畫素結構設置於第一電極上,其中於垂直基板的方向上,畫素結構的部分重疊擋牆結構與開口。畫素結構包括第一表面位於開口內、第二表面位於頂面上以及截面連接於第一表面與第二表面之間。這些畫素單元包括至少一第一畫素單元以及至少一第二畫素單元。第一畫素單元的畫素結構具有第一截面,且第一截面的長為L1。第二畫素單元的畫素結構具有第二截面,且第二截面的長為L2,其中L1>L2。The display panel of the present invention includes a substrate and a plurality of pixel units disposed on the substrate. Each pixel unit includes a first electrode, a retaining wall structure, and a pixel structure. The retaining wall structure has an opening, a top surface facing away from the base plate, and a sidewall of the retaining wall. The side wall of the retaining wall of the retaining wall structure is located between the first electrode and the top surface. The pixel structure is disposed on the first electrode, wherein in the direction perpendicular to the substrate, the pixel structure partially overlaps the retaining wall structure and the opening. The pixel structure includes a first surface located in the opening, a second surface located on the top surface, and a cross section connected between the first surface and the second surface. The pixel units include at least one first pixel unit and at least one second pixel unit. The pixel structure of the first pixel unit has a first cross-section, and the length of the first cross-section is L1. The pixel structure of the second pixel unit has a second cross-section, and the length of the second cross-section is L2, where L1>L2.

基於上述,本發明一實施例的顯示面板,由於顯示面板可以透過調整擋牆結構的容積,使開口可以依需求容置不同膜厚的畫素結構,因此可以對畫素結構於擋牆結構上的截面的長進行調整,來控制畫素結構整體的體積。在上述的設置下,位於周邊區的第一畫素單元的畫素結構的第一截面的長度可以大於位於中央區的第二畫素單元的畫素結構的第二截面的長度。如此一來,相較於第二畫素單元,第一畫素單元的擋牆結構上可以附著較多的畫素結構,或容納較多的畫素結構的體積。因此,於進行乾燥製程後,顯示面板上分別位於不同區域中的畫素單元的膜厚均勻度可以一致,以減少斑紋產生,更具有均勻的亮度及色度。Based on the above, the display panel according to an embodiment of the present invention can adjust the volume of the retaining wall structure so that the opening can accommodate pixel structures of different film thicknesses as required, so the pixel structure can be placed on the retaining wall structure The length of the cross-section is adjusted to control the overall volume of the pixel structure. Under the above arrangement, the length of the first cross section of the pixel structure of the first pixel unit located in the peripheral area may be greater than the length of the second cross section of the pixel structure of the second pixel unit located in the central area. In this way, compared to the second pixel unit, more pixel structures can be attached to the retaining wall structure of the first pixel unit, or the volume of more pixel structures can be accommodated. Therefore, after the drying process is performed, the uniformity of the film thickness of the pixel units located in different areas on the display panel can be uniform, so as to reduce the occurrence of speckle, and have uniform brightness and chromaticity.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more obvious and understandable, the embodiments are specifically described below in conjunction with the accompanying drawings for detailed description as follows.

在附圖中,為了清楚起見,放大了層、膜、面板、區域等的厚度。在整個說明書中,相同的附圖標記表示相同的元件。應當理解,當諸如層、膜、區域或基板的元件被稱為在另一元件”上”或”連接到”另一元件時,其可以直接在另一元件上或與另一元件連接,或者中間元件可以也存在。相反,當元件被稱為”直接在另一元件上”或”直接連接到”另一元件時,不存在中間元件。如本文所使用的,”連接”可以指物理及/或電性連接。再者,”電性連接”或”耦合”係可為二元件間存在其它元件。In the drawings, the thickness of layers, films, panels, regions, etc., are exaggerated for clarity. Throughout the specification, the same reference numerals denote the same elements. It should be understood that when an element such as a layer, film, region, or substrate is referred to as being “on” or “connected to” another element, it can be directly on or connected to the other element, or Intermediate elements may also be present. In contrast, when an element is referred to as being "directly on" or "directly connected to" another element, there are no intervening elements present. As used herein, "connected" may refer to physical and/or electrical connections. Furthermore, "electrical connection" or "coupling" may be that there are other elements between the two elements.

應當理解,儘管術語”第一”、”第二”、”第三”等在本文中可以用於描述各種元件、部件、區域、層及/或部分,但是這些元件、部件、區域、及/或部分不應受這些術語的限制。這些術語僅用於將一個元件、部件、區域、層或部分與另一個元件、部件、區域、層或部分區分開。因此,下面討論的”第一元件”、”部件”、”區域”、”層”或”部分”可以被稱為第二元件、部件、區域、層或部分而不脫離本文的教導。It should be understood that although the terms "first", "second", "third", etc. may be used herein to describe various elements, components, regions, layers, and/or sections, these elements, components, regions, and/or Or part should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Accordingly, "first element", "component", "region", "layer" or "portion" discussed below may be referred to as a second element, component, region, layer or section without departing from the teachings herein.

除非另有定義,本文使用的所有術語(包括技術和科學術語)具有與本發明所屬領域的普通技術人員通常理解的相同的含義。將進一步理解的是,諸如在通常使用的字典中定義的那些術語應當被解釋為具有與它們在相關技術和本發明的上下文中的含義一致的含義,並且將不被解釋為理想化的或過度正式的意義,除非本文中明確地這樣定義。Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by those of ordinary skill in the art to which this invention belongs. It will be further understood that terms such as those defined in commonly used dictionaries should be interpreted as having meanings consistent with their meanings in the context of the relevant technology and the present invention, and will not be interpreted as idealized or excessive Formal meaning unless explicitly defined as such in this article.

圖1繪示為本發明一實施例中顯示面板的上視示意圖,圖1為了方便說明及觀察,僅示意性地繪示部分構件。圖2A繪示為圖1中沿剖面線A-A’的第一畫素單元的剖面示意圖。圖2B繪示為圖1中沿剖面線B-B’的第二畫素單元的剖面示意圖。請參考圖1、圖2A及圖2B,本實施例的顯示面板10例如是自發光顯示面板。在本實施例中,顯示面板10是以有機發光二極體(organic light emitting diode,OLED)顯示面板為例來說明。顯示面板10包括基板100以及多個畫素單元PX設置於基板100上。FIG. 1 is a schematic top view of a display panel according to an embodiment of the present invention. For convenience of description and observation, FIG. 1 only schematically shows some components. FIG. 2A is a schematic cross-sectional view of the first pixel unit along section line A-A' in FIG. 1. FIG. 2B is a schematic cross-sectional view of the second pixel unit along section line B-B' in FIG. 1. Please refer to FIGS. 1, 2A, and 2B. The display panel 10 of this embodiment is, for example, a self-luminous display panel. In the present embodiment, the display panel 10 is explained by taking an organic light emitting diode (OLED) display panel as an example. The display panel 10 includes a substrate 100 and a plurality of pixel units PX disposed on the substrate 100.

基板100具有中央區12以及中央區12以外的周邊區14,以分別承載這些畫素單元PX於中央區12以及周邊區14中。在本實施例中,基板100的材質可以是玻璃、石英、有機聚合物、或是不透光/反射材料(例如:導電材料、晶圓、陶瓷、或其它可適用的材料)、或是其它可適用的材料,本發明不以此為限。The substrate 100 has a central area 12 and a peripheral area 14 other than the central area 12 to carry the pixel units PX in the central area 12 and the peripheral area 14, respectively. In this embodiment, the material of the substrate 100 may be glass, quartz, organic polymer, or opaque/reflective materials (for example: conductive materials, wafers, ceramics, or other applicable materials), or other Applicable materials, the invention is not limited thereto.

在一些實施例中,基板100還可包括主動元件陣列(未繪示),其中上述的主動元件陣列包括多個薄膜電晶體(未繪示),其例如為低溫多晶矽薄膜電晶體(low temperature poly-Si,LTPS)或非晶矽薄膜電晶體(amorphous Si,a-Si),但本發明不以此為限。薄膜電晶體分別電性連接至相對應的畫素單元PX。In some embodiments, the substrate 100 may further include an active device array (not shown), wherein the active device array described above includes a plurality of thin film transistors (not shown), such as low temperature poly silicon thin film transistors (low temperature poly -Si, LTPS) or amorphous silicon thin film transistors (amorphous Si, a-Si), but the invention is not limited thereto. The thin film transistors are electrically connected to the corresponding pixel units PX, respectively.

設置於基板100上的畫素單元PX例如為有機電致發光的元件。每一畫素單元PX包括第一電極120、220、擋牆結構140、240以及畫素結構160。舉例而言,第一電極120、220例如可以電性連接至薄膜電晶體,但本發明不以此為限。在本實施例中,第一電極120、220的材料為導體材料,例如鋁(Al)、銀(Ag)、鉻(Cr)、銅(Cu)、鎳(Ni)、鈦(Ti)、鉬(Mo)、鎂(Mg)、鉑(Pt)、金(Au)或其組合。在一些實施例中,第一電極120、220的材料也可以包括透明或半透明導電材料,例如:氧化鋅(ZnO)、氧化銦錫(ITO)、氧化銦鋅(IZO)、氧化銦鎵鋅(IGZO)、氧化銦鎵(IGO)、氧化鋅鎵(ZGO)、或其它合適的材料,但本發明不以此為限。第一電極120、220可以是單層、雙層或多層結構。舉例來說,第一電極120、220可以包括第一導電層122、222及第二導電層124、224。在本實施例中,第一電極120、220更包括第三導電層126、226。以下將以第一電極120、220為三層結構進行說明。The pixel unit PX provided on the substrate 100 is, for example, an organic electroluminescence element. Each pixel unit PX includes first electrodes 120, 220, retaining wall structures 140, 240, and pixel structures 160. For example, the first electrodes 120 and 220 may be electrically connected to the thin film transistor, but the invention is not limited thereto. In this embodiment, the materials of the first electrodes 120 and 220 are conductive materials, such as aluminum (Al), silver (Ag), chromium (Cr), copper (Cu), nickel (Ni), titanium (Ti), and molybdenum (Mo), magnesium (Mg), platinum (Pt), gold (Au) or a combination thereof. In some embodiments, the material of the first electrodes 120, 220 may also include transparent or semi-transparent conductive materials, such as: zinc oxide (ZnO), indium tin oxide (ITO), indium zinc oxide (IZO), indium gallium zinc oxide (IGZO), indium gallium oxide (IGO), zinc gallium oxide (ZGO), or other suitable materials, but the invention is not limited thereto. The first electrodes 120, 220 may have a single layer, double layer, or multilayer structure. For example, the first electrodes 120, 220 may include first conductive layers 122, 222 and second conductive layers 124, 224. In this embodiment, the first electrodes 120 and 220 further include third conductive layers 126 and 226. Hereinafter, the first electrode 120 and 220 will be described as a three-layer structure.

在本實施例中,於垂直基板100的方向上,第一電極120、220包括設置於基板100上的第一導電層122、222、垂直堆疊於第一導電層122、222上的第二導電層124、224以及垂直堆疊於第二導電層124、224上的第三導電層126、226。在本實施例中,第一電極120、220是由ITO/Ag/ITO(indium tin oxide)所構成的三層結構。在一些實施例中,第一電極120、220也可以是由Ti/Al/Ti、Mo/Al/Mo所構成的三層結構。在其他實施例中,第一電極120、220還可以包括反射電極,其材料可以是對可見光具有良好反射率的金屬,例如鋁、鉬、金或其組合。在一些實施例中,第一電極120、220的形成方法可以是化學氣相沉積(CVD)、物理氣相沉積(PVD)、原子層沉積(ALD)、蒸鍍(VTE)、濺鍍(SPT)或其組合。在一些實施例中,第一電極120、220可為畫素單元PX的陽極(anode)。In this embodiment, in the direction perpendicular to the substrate 100, the first electrodes 120, 220 include first conductive layers 122, 222 disposed on the substrate 100, and second conductive layers stacked vertically on the first conductive layers 122, 222 The layers 124, 224 and the third conductive layers 126, 226 stacked vertically on the second conductive layers 124, 224. In this embodiment, the first electrodes 120 and 220 have a three-layer structure composed of ITO/Ag/ITO (indium tin oxide). In some embodiments, the first electrodes 120 and 220 may also be a three-layer structure composed of Ti/Al/Ti and Mo/Al/Mo. In other embodiments, the first electrodes 120 and 220 may further include reflective electrodes, and the material may be a metal that has good reflectivity to visible light, such as aluminum, molybdenum, gold, or a combination thereof. In some embodiments, the first electrode 120, 220 may be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), vapor deposition (VTE), sputtering (SPT) ) Or a combination thereof. In some embodiments, the first electrodes 120 and 220 may be anodes of the pixel unit PX.

畫素單元PX的擋牆結構140、240例如為定義出畫素單元PX的區域的畫素定義層。在一些實施例中,擋牆結構140、240可為疏水性材料,例如以含氟的負型光阻為材料,但本發明不以此為限。The retaining wall structures 140 and 240 of the pixel unit PX are, for example, pixel definition layers that define the area of the pixel unit PX. In some embodiments, the retaining wall structures 140 and 240 may be hydrophobic materials, for example, a negative photoresist containing fluorine is used as the material, but the invention is not limited thereto.

擋牆結構140、240具有開口142、242。在本實施例中,擋牆結構140、240可以透過形成開口142、242以定義出擋牆結構140、240的側壁。開口142、242的形成方法包括黃光微影蝕刻方式或其他合適的方式。在本實施例中,擋牆結構140、240具有遠離且背向基板100的頂面141、241及擋牆側壁143、243。擋牆側壁143、243位於第一電極120、240與頂面141、241之間。在本實施例中,擋牆側壁143、243可以直接連接於第一電極120、240與頂面141、241之間,但本發明不以此為限。從另一角度來看,可以透過形成開口142、242及擋牆側壁143、243以形成定義畫素單元PX的區域的擋牆結構140、240。在本實施例中,開口142、242中的空間可以用於容置噴墨塗佈的有機發光二極體的材料,並將其良好的固定於其中。The retaining wall structures 140 and 240 have openings 142 and 242. In this embodiment, the retaining wall structures 140 and 240 can define sidewalls of the retaining wall structures 140 and 240 by forming openings 142 and 242. The method for forming the openings 142 and 242 includes yellow photolithography etching method or other suitable methods. In this embodiment, the retaining wall structures 140, 240 have top surfaces 141, 241 and retaining wall side walls 143, 243 that are away from and facing away from the substrate 100. The side walls 143 and 243 of the retaining wall are located between the first electrodes 120 and 240 and the top surfaces 141 and 241. In this embodiment, the side walls 143 and 243 of the retaining wall may be directly connected between the first electrodes 120 and 240 and the top surfaces 141 and 241, but the invention is not limited thereto. From another point of view, the barrier structures 140 and 240 that define the area of the pixel unit PX can be formed by forming the openings 142 and 242 and the barrier side walls 143 and 243. In this embodiment, the space in the openings 142 and 242 can be used to accommodate the material of the inkjet-coated organic light-emitting diode and fix it well in it.

在本實施例中,畫素單元PX還包括畫素結構160設置於第一電極120上。畫素結構160例如為構成有機發光二極體的多個膜層的複合層,但本發明不以此為限。在本實施例中,畫素結構160例如包括電洞注入層162、電洞傳輸層164(繪示於圖8)及發光層166(繪示於圖8)。畫素單元PX還包括電子傳輸層167及電子注入層168(繪示於圖8)。電洞注入層162的材料例如是苯二甲藍銅、星狀芳胺類、聚苯胺、聚乙烯二氧噻吩或其他適合的材料。電洞傳輸層164的材料例如是三芳香胺類、交叉結構二胺聯苯、二胺聯苯衍生物或其他適合的材料。發光層166可以是紅色有機發光圖案、綠色有機發光圖案、藍色有機發光圖案或是混合各頻譜的光產生的不同顏色(例如白、橘、黃等)發光圖案。換句話說,不同的畫素單元PX可以分別發出不同顏色的色光。在一些實施例中,不同的畫素單元PX也可以發出相同顏色的色光,本發明不以此為限。電子傳輸層167的材料可以是噁唑衍生物及其樹狀物、金屬螯合物(例如Alq3)、唑類化合物、二氮蒽衍生物、含矽雜環化合物或其他適合的材料。In this embodiment, the pixel unit PX further includes a pixel structure 160 disposed on the first electrode 120. The pixel structure 160 is, for example, a composite layer of a plurality of film layers constituting an organic light-emitting diode, but the invention is not limited thereto. In this embodiment, the pixel structure 160 includes, for example, a hole injection layer 162, a hole transmission layer 164 (shown in FIG. 8), and a light emitting layer 166 (shown in FIG. 8). The pixel unit PX further includes an electron transport layer 167 and an electron injection layer 168 (shown in FIG. 8). The material of the hole injection layer 162 is, for example, xylylene copper, star arylamines, polyaniline, polyethylene dioxythiophene, or other suitable materials. The material of the hole transport layer 164 is, for example, triaromatic amines, cross-structure diamine biphenyl, diamine biphenyl derivatives, or other suitable materials. The light-emitting layer 166 may be a red organic light-emitting pattern, a green organic light-emitting pattern, a blue organic light-emitting pattern, or a different color (for example, white, orange, yellow, etc.) light-emitting pattern generated by mixing light of various spectra. In other words, different pixel units PX can respectively emit colored lights of different colors. In some embodiments, different pixel units PX may also emit colored light of the same color, and the invention is not limited thereto. The material of the electron transport layer 167 may be oxazole derivatives and their dendrimers, metal chelates (such as Alq3), azole compounds, diazoanthracene derivatives, silicon-containing heterocyclic compounds, or other suitable materials.

在本實施例中,為了提升材料的利用率以降低畫素單元PX的製造成本,可藉由噴墨塗佈製程(ink jet printing,IJP)來形成畫素結構160。舉例而言,可將電洞注入層162、電洞傳輸層164和發光層166藉由噴墨塗佈製程形成於第一電極120的頂面127上;而電子傳輸層167及電子注入層168藉由熱蒸鍍製程形成於發光層166上。基於液體的表面張力與擋牆側壁143、243吸附力的不同會導致液滴乾燥過程有膜厚不均的狀況,故以上述製程所形成的電洞注入層162的厚度隨著遠離開口142、242的中心往擋牆側壁143、243漸增。在一些實施例中,電洞注入層162、電洞傳輸層164、發光層166、電子傳輸層167及電子注入層168的其中一層或是至少一層也可藉由噴墨塗佈製程形成,本發明不以此為限。In this embodiment, in order to increase the utilization rate of the material and reduce the manufacturing cost of the pixel unit PX, the pixel structure 160 may be formed by an ink jet printing process (IJP). For example, the hole injection layer 162, the hole transport layer 164, and the light emitting layer 166 can be formed on the top surface 127 of the first electrode 120 by an inkjet coating process; the electron transport layer 167 and the electron injection layer 168 It is formed on the light-emitting layer 166 by a thermal evaporation process. The difference between the surface tension of the liquid and the adsorption force of the side walls 143 and 243 of the retaining wall will cause the film thickness to be uneven in the droplet drying process. Therefore, the thickness of the hole injection layer 162 formed by the above process increases with the distance from the opening 142, The center of 242 gradually increases toward the side walls 143 and 243 of the retaining wall. In some embodiments, one or at least one of the hole injection layer 162, the hole transport layer 164, the light emitting layer 166, the electron transport layer 167, and the electron injection layer 168 may also be formed by an inkjet coating process. The invention is not limited to this.

如圖2A及圖2B所示,於垂直基板100的方向N上,畫素結構160的部分重疊擋牆結構140、240與開口142、242。舉例來說,當畫素結構160透過噴墨塗佈製程來形成時,部分的畫素結構160可被容置於開口142、242中而具有高度Y1、Y2,而部分的畫素結構160可形成於擋牆結構140、240的頂面141、241上。此外,還有部分的畫素結構160可基於液體的表面張力而附著於擋牆結構140、240的擋牆側壁143、243上。在本實施例中,畫素結構160於開口142、242內分別具有第一表面1621、1623,而於擋牆結構140、240的頂面141、241上具有第二表面1622。如圖2A所示,高度Y1可例如被定義為,在垂直基板100的方向N上,由開口142中央的第一表面1621(例如圖2A所示開口142中畫素結構160平坦的表面)至第一電極120的頂面127的垂直距離。如圖2B所示,高度Y2可例如被定義為,在垂直基板100的方向N上,由開口242中央的第一表面1623(例如圖2B所示開口242中畫素結構160平坦的表面)至第一電極220的頂面227的垂直距離。畫素結構160還具有附著於擋牆側壁143、243上的截面(例如:第一截面1624與第二截面1624’,將後續於說明書中進行說明),且截面可以沿著擋牆側壁143、243沿伸,以連接於第一表面1621、1623與第二表面1622之間。As shown in FIGS. 2A and 2B, in the direction N perpendicular to the substrate 100, the pixel structure 160 partially overlaps the barrier structures 140 and 240 and the openings 142 and 242. For example, when the pixel structure 160 is formed through an inkjet coating process, part of the pixel structure 160 may be accommodated in the openings 142, 242 with heights Y1, Y2, and part of the pixel structure 160 may be Formed on the top surfaces 141, 241 of the retaining wall structures 140, 240. In addition, some pixel structures 160 may be attached to the sidewalls 143 and 243 of the retaining walls 140 and 240 based on the surface tension of the liquid. In this embodiment, the pixel structure 160 has first surfaces 1621, 1623 in the openings 142, 242, respectively, and second surfaces 1622 on the top surfaces 141, 241 of the retaining wall structures 140, 240. As shown in FIG. 2A, the height Y1 may be defined as, for example, in the direction N perpendicular to the substrate 100, from the first surface 1621 in the center of the opening 142 (eg, the flat surface of the pixel structure 160 in the opening 142 shown in FIG. 2A) to The vertical distance of the top surface 127 of the first electrode 120. As shown in FIG. 2B, the height Y2 can be defined as, for example, in the direction N perpendicular to the substrate 100, from the first surface 1623 in the center of the opening 242 (eg, the flat surface of the pixel structure 160 in the opening 242 shown in FIG. 2B) to The vertical distance of the top surface 227 of the first electrode 220. The pixel structure 160 also has a cross-section attached to the side walls 143, 243 of the retaining wall (for example: the first cross-section 1624 and the second cross-section 1624', which will be described later in the specification), and the cross-section can be along the side wall 143 of the retaining wall 243 extends along to connect between the first surface 1621, 1623 and the second surface 1622.

請繼續參考圖1、圖2A及圖2B,在本實施例中,這些畫素單元PX包括至少一第一畫素單元PX1以及至少一第二畫素單元PX2。如圖1、圖2A及圖2B所示,第一畫素單元PX1例如對應設置於周邊區14,而第二畫素單元PX2例如對應設置於自中央區12,周邊區14環繞中央區12,但本發明不以此為限。在此需說明的是,圖1僅示意性地繪示一個第一畫素單元PX1及一個第二畫素單元PX2,然而實際上第一畫素單元PX1以及第二畫素單元PX2是以數十萬、數百萬或數千萬個進行陣列排列。換句話說,第一畫素單元PX1以及第二畫素單元PX2的實際數量及排列方式不以圖1所示的數量及圖形為限,而是依使用者的需求而定。Please continue to refer to FIGS. 1, 2A and 2B. In this embodiment, the pixel units PX include at least one first pixel unit PX1 and at least one second pixel unit PX2. As shown in FIGS. 1, 2A, and 2B, the first pixel unit PX1 is correspondingly disposed in the peripheral region 14, and the second pixel unit PX2 is correspondingly disposed in the central region 12, and the peripheral region 14 surrounds the central region 12. However, the invention is not limited to this. It should be noted here that FIG. 1 only schematically illustrates one first pixel unit PX1 and one second pixel unit PX2. However, in practice, the first pixel unit PX1 and the second pixel unit PX2 are 100,000, millions or tens of millions are arranged in an array. In other words, the actual number and arrangement of the first pixel unit PX1 and the second pixel unit PX2 are not limited to the number and graphics shown in FIG. 1, but depend on the needs of users.

值得注意的是,請先參考圖1及圖2A,位於周邊區14中的第一畫素單元PX1的畫素結構160具有第一截面1624。第一截面1624連接於第一表面1621與第二表面1622之間。第一截面1624的長為L1,且第一截面1624的長L1可定義為由第二表面1622沿著擋牆側壁143沿伸至第一表面1621的距離。請參考圖1及圖2B,位於中央區12中的第二畫素單元PX2的畫素結構160具有第二截面1624’。第二截面1624’連接於第一表面1623與第二表面1622之間。第二截面1624’的長為L2,且第二截面1624’的長L2可定義為由第二表面1622沿著擋牆側壁143沿伸至第一表面1623的距離。在本實施例中,L1>L2。It is worth noting that please refer to FIGS. 1 and 2A first. The pixel structure 160 of the first pixel unit PX1 located in the peripheral area 14 has a first cross-section 1624. The first cross-section 1624 is connected between the first surface 1621 and the second surface 1622. The length of the first cross-section 1624 is L1, and the length L1 of the first cross-section 1624 can be defined as the distance extending from the second surface 1622 along the retaining wall side wall 143 to the first surface 1621. 1 and 2B, the pixel structure 160 of the second pixel unit PX2 in the central area 12 has a second cross-section 1624'. The second section 1624' is connected between the first surface 1623 and the second surface 1622. The length of the second section 1624' is L2, and the length L2 of the second section 1624' can be defined as the distance extending from the second surface 1622 along the retaining wall side wall 143 to the first surface 1623. In this embodiment, L1>L2.

這是因為,如圖2A所示,周邊區14中的擋牆側壁143可具有第一截線段K1。第一截線段K1可定義為擋牆側壁143自頂面141沿伸至第一電極120的頂面127的長度。如圖2B所示,中央區12中的擋牆側壁243可具有第二截線段K2。第二截線段K2可定義為擋牆側壁243自頂面241沿伸至第一電極220的頂面227的長度。在上述的設置下,當第一畫素單元PX1的第一電極120的厚度小於第二畫素單元PX2的第一電極220的厚度時,擋牆側壁143的第一截線段K1的長度可以大於擋牆側壁243的第二截線段K2的長度。舉例而言,如圖2A所示,第一電極120的第一導電層122的厚度為T1,第一電極220的第一導電層222的厚度為T2,且T2>T1。如此一來,使用者可以透過調整第一導電層122的厚度T1而改變第一電極120的厚度,且可以透過調整第一導電層222的厚度T2而改變第一電極220的厚度,但本發明不以此為限。在一些實施例中,第一電極120、220的厚度也可以透過調整第二導電層124、224或第三導電層126、226而達成。藉此,第一導電層122的厚度T1可以小於第一導電層222的厚度T2,而使第一電極120的整體厚度小於第一電極220的整體厚度。因此,擋牆側壁143的第一截線段K1的長度大於擋牆側壁243的第二截線段K2的長度。換句話說,當顯示面板10的整體高度為一致時,第一畫素單元PX1的擋牆結構140的頂面141至第一電極120的頂面127的距離會大於第二畫素單元PX2的擋牆結構240的頂面241至第一電極220的頂面227的距離。也就是說,擋牆側壁143上所附著的第一截面1624的長L1可以大於擋牆側壁243上所附著的第二截面1624的長L2。從另一角度而言,第一畫素單元PX1的擋牆結構140所吸附的畫素結構160的體積可大於第二畫素單元PX2的擋牆結構240所吸附的畫素結構160的體積。如此一來,可以透過調整畫素結構160於擋牆結構140、240上的截面的長度來控制畫素結構160整體的體積。This is because, as shown in FIG. 2A, the side wall 143 of the retaining wall in the peripheral area 14 may have a first section K1. The first section K1 can be defined as the length of the side wall 143 of the retaining wall extending from the top surface 141 to the top surface 127 of the first electrode 120. As shown in FIG. 2B, the side wall 243 of the retaining wall in the central area 12 may have a second cross-section K2. The second section K2 may be defined as the length of the side wall 243 of the retaining wall extending from the top surface 241 to the top surface 227 of the first electrode 220. Under the above arrangement, when the thickness of the first electrode 120 of the first pixel unit PX1 is less than the thickness of the first electrode 220 of the second pixel unit PX2, the length of the first cut line segment K1 of the sidewall 143 of the retaining wall may be greater than The length of the second section K2 of the side wall 243 of the retaining wall. For example, as shown in FIG. 2A, the thickness of the first conductive layer 122 of the first electrode 120 is T1, and the thickness of the first conductive layer 222 of the first electrode 220 is T2, and T2>T1. In this way, the user can change the thickness of the first electrode 120 by adjusting the thickness T1 of the first conductive layer 122, and can change the thickness of the first electrode 220 by adjusting the thickness T2 of the first conductive layer 222, but the present invention Not limited to this. In some embodiments, the thickness of the first electrodes 120, 220 can also be achieved by adjusting the second conductive layers 124, 224 or the third conductive layers 126, 226. Thereby, the thickness T1 of the first conductive layer 122 may be smaller than the thickness T2 of the first conductive layer 222, so that the overall thickness of the first electrode 120 is smaller than the overall thickness of the first electrode 220. Therefore, the length of the first tangent segment K1 of the retaining wall side wall 143 is greater than the length of the second tangent segment K2 of the retaining wall side wall 243. In other words, when the overall height of the display panel 10 is the same, the distance between the top surface 141 of the retaining wall structure 140 of the first pixel unit PX1 and the top surface 127 of the first electrode 120 is greater than that of the second pixel unit PX2 The distance from the top surface 241 of the retaining wall structure 240 to the top surface 227 of the first electrode 220. That is, the length L1 of the first section 1624 attached to the side wall 143 of the retaining wall may be greater than the length L2 of the second section 1624 attached to the side wall 243 of the retaining wall. From another perspective, the volume of the pixel structure 160 absorbed by the retaining wall structure 140 of the first pixel unit PX1 may be larger than the volume of the pixel structure 160 absorbed by the retaining wall structure 240 of the second pixel unit PX2. In this way, the overall volume of the pixel structure 160 can be controlled by adjusting the length of the cross-section of the pixel structure 160 on the retaining wall structures 140 and 240.

另外,在上述的設置下,第一畫素單元PX1的開口142中的空間還可以大於第二畫素單元PX2的開口242中的空間。也就是說,第一畫素單元PX1的容積大於第二畫素單元PX2的容積。如此一來,當形成第一畫素單元PX1與形成第二畫素單元PX2使用體積相同的畫素結構160(例如:相同液滴數量的電洞注入層162)時,容積較大的第一畫素單元PX1中的畫素結構160的高度Y1會小於容積較小的第二畫素單元PX2中的畫素結構160的高度Y2。因此,具有較低的高度Y1的第一畫素單元PX1,可確保第一截面1624的長L1可以大於第二截面1624的長L2。從另一角度而言,較長的截面可代表畫素單元尚具有較多的容積以容置畫素結構160。因此,相較於第二畫素單元PX2,位於周邊區14中的第一畫素單元PX1的開口142可以容置更多噴墨塗佈的液狀電洞注入層162,或容置更多同樣透過噴墨塗佈的電洞傳輸層164(繪示於圖8)或發光層166(繪示於圖8)。基於上述,位於周邊區14的第一畫素單元PX1的各膜層的整體厚度,可進一步設置為大於位於中央區12的第二畫素單元PX2的各膜層的整體厚度。換句話說,於乾燥製程中,具有較小膜厚的第一畫素單元PX1(但可於擋牆側壁143上吸附較多畫素結構160)可以位於具有高揮發率的周邊區14,而具有較大膜厚的第二畫素單元PX2(但於擋牆側壁143上吸附較少畫素結構160)可以位於具有低揮發率的中央區12。因此,於乾燥製程進行揮發後,顯示面板10上分別位於不同區域中的畫素單元PX(包括第一畫素單元PX1及第二畫素單元PX2)的膜厚均勻度可以一致,以減少斑紋產生,更具有均勻的亮度及色度。In addition, under the above arrangement, the space in the opening 142 of the first pixel unit PX1 may also be larger than the space in the opening 242 of the second pixel unit PX2. That is, the volume of the first pixel unit PX1 is larger than the volume of the second pixel unit PX2. In this way, when the first pixel unit PX1 and the second pixel unit PX2 are formed using the same pixel structure 160 (for example: the same number of hole injection layers 162), the first The height Y1 of the pixel structure 160 in the pixel unit PX1 will be smaller than the height Y2 of the pixel structure 160 in the second pixel unit PX2 with a smaller volume. Therefore, the first pixel unit PX1 having a lower height Y1 can ensure that the length L1 of the first section 1624 can be greater than the length L2 of the second section 1624. From another perspective, a longer cross-section may represent that the pixel unit still has more volume to accommodate the pixel structure 160. Therefore, compared with the second pixel unit PX2, the opening 142 of the first pixel unit PX1 in the peripheral area 14 can accommodate more inkjet-coated liquid hole injection layer 162, or accommodate more The hole transport layer 164 (shown in FIG. 8) or the light-emitting layer 166 (shown in FIG. 8) are also applied through inkjet coating. Based on the above, the overall thickness of each film layer of the first pixel unit PX1 located in the peripheral region 14 can be further set greater than the overall thickness of each film layer of the second pixel unit PX2 located in the central region 12. In other words, during the drying process, the first pixel unit PX1 with a smaller film thickness (but can absorb more pixel structures 160 on the side wall 143 of the retaining wall) can be located in the peripheral region 14 with a high volatilization rate, and The second pixel unit PX2 with a larger film thickness (but less pixel structure 160 adsorbed on the side wall 143 of the retaining wall) may be located in the central region 12 with a low volatilization rate. Therefore, after volatilization in the drying process, the uniformity of the film thickness of the pixel units PX (including the first pixel unit PX1 and the second pixel unit PX2) in different areas on the display panel 10 can be reduced to reduce speckle Produced, with more uniform brightness and chroma.

此外,由於顯示面板10在中央區12或周邊區14的擋牆結構140、240的截線段K1、K2可被調整,進而控制第一畫素單元PX1、第二畫素單元PX2的畫素結構160之第一截面1624及第二截面1624’的長L1、L2。因此,於進行噴墨塗佈時,可以不需如習知製程,透過分別調配各膜層的液滴濃度以控制膜厚,而可以簡單地透過調整在第一畫素單元PX1及第二畫素單元PX2中的液滴數量以控制膜厚,進一步地簡化製程、縮短製程時間並節省成本。另外,透過調整擋牆結構140、240,使開口142、242中的空間匹配所需液滴數量,因此於噴墨塗佈時,還可以減少液滴溢出的機率,提升製程的公差需求並提升顯示面板10的製造良率。In addition, since the cut-off sections K1 and K2 of the retaining wall structures 140 and 240 of the display panel 10 in the central area 12 or the peripheral area 14 can be adjusted, the pixel structure of the first pixel unit PX1 and the second pixel unit PX2 can be controlled The lengths L1 and L2 of the first section 1624 and the second section 1624' of 160. Therefore, when performing inkjet coating, the thickness of each film layer can be controlled by adjusting the droplet concentration of each film layer without using a conventional process, and the first pixel unit PX1 and the second image can be simply adjusted by The number of droplets in the element unit PX2 to control the film thickness further simplifies the process, shortens the process time and saves costs. In addition, by adjusting the retaining wall structure 140, 240, the space in the openings 142, 242 matches the required number of droplets, so in inkjet coating, the probability of droplet overflow can also be reduced, increasing the tolerance requirements of the process and increasing The manufacturing yield of the display panel 10.

下述實施例沿用前述實施例的元件標號與部分內容,其中採用相同的標號來表示相同或近似的元件,關於省略了相同技術內容的部分說明可參考前述實施例,下述實施例中不再重複贅述。The following embodiments continue to use the element numbers and partial contents of the previous embodiments, wherein the same reference numerals are used to denote the same or similar elements. For the description of the parts that omit the same technical content, please refer to the previous embodiments. Repeat the details.

圖3A繪示為本發明另一實施例中顯示面板的第一畫素單元的剖面示意圖。圖3B繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。本實施例所示的顯示面板10A與圖2A及圖2B所示的顯示面板10類似,主要的差異在於:第一畫素單元PX1A的擋牆側壁143A與第一電極120之間具有第一角度θ1,第二畫素單元PX2A的擋牆側壁243A與第一電極220之間具有第二角度θ2,且θ1 >θ2。在上述的設置下,第一畫素單元PX1A之擋牆結構140A的擋牆側壁143A的斜率絕對值會小於第二畫素單元PX2A之擋牆結構240A的擋牆側壁243A的斜率絕對值。換句話說,擋牆側壁243A會較擋牆側壁143A更趨近垂直於該基板100。從另一角度而言,斜率絕對值較低的擋牆側壁143A的第一截線段K1A的長度(定義為頂面141A至頂面127的距離)可以大於斜率絕對值較高擋牆側壁243A的第二截線段K2A(定義為頂面241A至頂面227的距離)。在上述的設置下,第一畫素單元PX1A中的容積可大於第二畫素單元PX2A中的容積。第一畫素單元PX1A的畫素結構160(例如:電洞注入層162A)之連接第一表面1621A與第二表面1622A之間的第一截面1624A的長L1A可以大於第二畫素單元PX2A的畫素結構160(例如:電洞注入層162B)之連接第一表面1623B與第二表面1622B之間的第二截面1624B的長L2A。如此一來,可以透過調整畫素結構160於擋牆結構140A、240A上的截面的長度來控制畫素結構160整體的體積。3A is a schematic cross-sectional view of a first pixel unit of a display panel according to another embodiment of the invention. 3B is a schematic cross-sectional view of a second pixel unit of a display panel according to another embodiment of the invention. The display panel 10A shown in this embodiment is similar to the display panel 10 shown in FIGS. 2A and 2B, and the main difference is that there is a first angle between the side wall 143A of the first pixel unit PX1A and the first electrode 120 θ1, there is a second angle θ2 between the side wall 243A of the second pixel unit PX2A and the first electrode 220, and θ1>θ2. Under the above configuration, the absolute value of the slope of the side wall 143A of the retaining wall structure 140A of the first pixel unit PX1A will be smaller than the absolute value of the slope of the side wall 243A of the retaining wall structure 240A of the second pixel unit PX2A. In other words, the side wall 243A of the retaining wall is closer to the substrate 100 than the side wall 143A of the retaining wall. From another perspective, the length of the first section K1A (defined as the distance from the top surface 141A to the top surface 127) of the retaining wall sidewall 143A with a lower absolute slope value may be greater than that of the retaining wall sidewall 243A with a higher absolute slope value The second section K2A (defined as the distance from the top surface 241A to the top surface 227). Under the above arrangement, the volume in the first pixel unit PX1A may be larger than the volume in the second pixel unit PX2A. The length L1A of the first cross-section 1624A connecting the first surface 1621A and the second surface 1622A between the first pixel unit PX1A and the pixel structure 160 (eg, the hole injection layer 162A) may be larger than that of the second pixel unit PX2A The length L2A of the second cross-section 1624B connecting the first surface 1623B and the second surface 1622B between the pixel structure 160 (eg, the hole injection layer 162B). In this way, the overall volume of the pixel structure 160 can be controlled by adjusting the lengths of the cross-sections of the pixel structure 160 on the retaining wall structures 140A and 240A.

在本實施例中,除了第一畫素單元PX1A的擋牆結構140A的開口142A中的空間可以大於第二畫素單元PX2A的擋牆結構240A的開口242A中的空間,擋牆側壁143A對於液體的吸附力也可以大於擋牆側壁243A對於液體的吸附力。因此,第一畫素單元PX1A的電洞注入層162A(或其它膜層)可以較大體積附著於擋牆側壁143A上,而第二畫素單元PX2A的電洞注入層162B(或其它膜層)則以相對較小體積附著於擋牆側壁243A上。如此一來,相較於第二截面1624B,較長的第一截面1624A可表示更多畫素結構160的體積附著於擋牆側壁143A上或容置於開口142A中,而使包括第一畫素單元PX1A及第二畫素單元PX2A的顯示面板10A可獲致與上述實施例類似的技術功效。In this embodiment, except for the space in the opening 142A of the retaining wall structure 140A of the first pixel unit PX1A may be larger than the space in the opening 242A of the retaining wall structure 240A of the second pixel unit PX2A, the retaining wall side wall 143A The adsorption force of the can also be greater than the adsorption force of the retaining wall side wall 243A to the liquid. Therefore, the hole injection layer 162A (or other film layer) of the first pixel unit PX1A can be attached to the side wall 143A with a larger volume, while the hole injection layer 162B (or other film layer) of the second pixel unit PX2A ) Is attached to the side wall 243A of the retaining wall with a relatively small volume. In this way, compared to the second cross-section 1624B, the longer first cross-section 1624A can indicate that the volume of more pixel structures 160 is attached to the side wall 143A of the retaining wall or accommodated in the opening 142A, so that the first The display panel 10A of the pixel unit PX1A and the second pixel unit PX2A can obtain technical effects similar to those of the foregoing embodiments.

圖4A繪示為本發明另一實施例中顯示面板的第一畫素單元的剖面示意圖。圖4B繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。圖4C繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。本實施例所示的顯示面板10B與圖2A及圖2B所示的顯示面板10類似,主要的差異在於:第一畫素單元PX1B更包括第一介電圖案180設置於第一電極120與擋牆側壁143之間以及第二畫素單元PX2B更包括第二介電圖案280設置於第一電極220與擋牆側壁243之間。如圖4A及圖4B所示,擋牆結構140部分覆蓋第一介電圖案180,而擋牆結構240部分覆蓋第二介電圖案280。從另一角度而言,於垂直基板100的方向N上,第一畫素單元PX1B的開口142B可以重疊第一介電圖案180的部分以暴露出部分的第一介電圖案180,而第二畫素單元PX2B的開口242B可以重疊第二介電圖案280的部分以暴露出部分的第二介電圖案280。在本實施例中,擋牆側壁143、243位於第一電極120、220與頂面141A、241之間,且擋牆側壁143、243分別直接接觸由開口142B、242B所暴露出(也可視為與開口142B、242B重疊)的第一介電圖案180及第二介電圖案280。4A is a schematic cross-sectional view of a first pixel unit of a display panel according to another embodiment of the invention. 4B is a schematic cross-sectional view of the second pixel unit of the display panel in another embodiment of the invention. 4C is a schematic cross-sectional view of a second pixel unit of a display panel according to another embodiment of the invention. The display panel 10B shown in this embodiment is similar to the display panel 10 shown in FIGS. 2A and 2B. The main difference is that the first pixel unit PX1B further includes a first dielectric pattern 180 disposed on the first electrode 120 and the barrier Between the wall sidewalls 143 and the second pixel unit PX2B further includes a second dielectric pattern 280 disposed between the first electrode 220 and the retaining wall sidewall 243. As shown in FIGS. 4A and 4B, the retaining wall structure 140 partially covers the first dielectric pattern 180, and the retaining wall structure 240 partially covers the second dielectric pattern 280. From another perspective, in the direction N perpendicular to the substrate 100, the opening 142B of the first pixel unit PX1B may overlap a portion of the first dielectric pattern 180 to expose a portion of the first dielectric pattern 180, while the second The opening 242B of the pixel unit PX2B may overlap a portion of the second dielectric pattern 280 to expose a portion of the second dielectric pattern 280. In this embodiment, the side walls 143, 243 of the retaining wall are located between the first electrodes 120, 220 and the top surfaces 141A, 241, and the side walls 143, 243 of the retaining wall are directly exposed by the openings 142B, 242B (also can be regarded as Overlapping the openings 142B, 242B) the first dielectric pattern 180 and the second dielectric pattern 280.

在上述的設置下,第一畫素單元PX1B的開口142B重疊第一介電圖案180的部分可以定義出第一寬度D1。具體而言,第一寬度D1可定義為:在垂直基板100的方向N上,自擋牆側壁143接觸第一介電圖案180的交界處181至第一介電圖案180位於開口142B中的內表面183的距離。此外,第二畫素單元PX2B的開口242B重疊第二介電圖案280的部分可以定義出第二寬度D2。具體而言,第二寬度D2可定義為:在垂直基板100的方向N上,自擋牆側壁243接觸第二介電圖案280的交界處281至第二介電圖案280位於開口242B中的內表面283的距離。在本實施例中,第一寬度D1>第二寬度D2。從另一角度而言,第一介電圖案180的第一寬度D1泛指在平行於基板100的方向上超出於擋牆擋牆結構140的擋牆側壁143的寬度距離,而第二介電圖案280的第二寬度D\2泛指在平行於基板100的方向上超出於擋牆擋牆結構240的擋牆側壁243的寬度距離。Under the above arrangement, the portion where the opening 142B of the first pixel unit PX1B overlaps the first dielectric pattern 180 may define the first width D1. Specifically, the first width D1 may be defined as: in a direction N perpendicular to the substrate 100, from the boundary 181 where the sidewall 143 contacts the first dielectric pattern 180 to the position where the first dielectric pattern 180 is located in the opening 142B The distance of surface 183. In addition, a portion where the opening 242B of the second pixel unit PX2B overlaps the second dielectric pattern 280 may define a second width D2. Specifically, the second width D2 may be defined as: in the direction N perpendicular to the substrate 100, from the junction 281 where the sidewall 243 of the barrier wall contacts the second dielectric pattern 280 to the position where the second dielectric pattern 280 is located in the opening 242B Surface 283 distance. In this embodiment, the first width D1>the second width D2. From another perspective, the first width D1 of the first dielectric pattern 180 generally refers to a distance that exceeds the width of the side wall 143 of the retaining wall structure 140 in the direction parallel to the substrate 100, and the second dielectric The second width D\2 of the pattern 280 generally refers to the distance beyond the width of the side wall 243 of the retaining wall structure 240 of the retaining wall structure 240 in the direction parallel to the substrate 100.

在上述的設置下,相較於第二畫素單元PX2B,於垂直基板100的方向N上,第一畫素單元PX1B的開口142B重疊較多第一介電圖案180的第一寬度D1(例如:暴露出較多第一介電圖案180的第一寬度D1),而開口242B則重疊較第一畫素單元PX1B少的第二介電圖案280的第二寬度D2(例如:暴露出較少第二介電圖案280的第二寬度D2)。如此,第一畫素單元PX1B的第一介電圖案180對於液體的吸附力可以大於第二畫素單元PX2B的第二介電圖案280對於液體的吸附力。因此,第一畫素單元PX1B的電洞注入層162A(或其它膜層)除了可以具有較大體積於擋牆側壁143上,而第二畫素單元PX2B的電洞注入層162B(或其它膜層)則具有相對較小體積於擋牆側壁243上。第一介電圖案180還可以提升對畫素結構160(例如:電洞注入層162A)的第一表面1621的吸附力,因此可進一步將第一畫素單元PX1B的電洞注入層162A的高度Y1設置為小於第二畫素單元PX2B的電洞注入層162B的高度Y2。如此,可確保第一截面1624A的長L1B大於第二截面1624B的長L2B,而能使第一畫素單元PX1B容置或吸附更多畫素結構160的體積。此外,包括第一畫素單元PX1B及第二畫素單元PX2B的顯示面板10B還可獲致與上述實施例類似的技術功效。Under the above configuration, the opening 142B of the first pixel unit PX1B overlaps the first width D1 of the first dielectric pattern 180 more than the second pixel unit PX2B in the direction N perpendicular to the substrate 100 (for example : More of the first width D1 of the first dielectric pattern 180 is exposed, and the opening 242B overlaps the second width D2 of the second dielectric pattern 280 less than the first pixel unit PX1B (for example: less exposure The second width D2 of the second dielectric pattern 280). As such, the adsorption force of the first dielectric pattern 180 of the first pixel unit PX1B to the liquid may be greater than the adsorption force of the second dielectric pattern 280 of the second pixel unit PX2B to the liquid. Therefore, the hole injection layer 162A (or other film layer) of the first pixel unit PX1B can have a larger volume on the side wall 143 of the retaining wall, while the hole injection layer 162B (or other film) of the second pixel unit PX2B Layer) has a relatively small volume on the side wall 243 of the retaining wall. The first dielectric pattern 180 can also increase the adsorption force on the first surface 1621 of the pixel structure 160 (eg, the hole injection layer 162A), so that the height of the hole injection layer 162A of the first pixel unit PX1B can be further increased Y1 is set to be smaller than the height Y2 of the hole injection layer 162B of the second pixel unit PX2B. In this way, the length L1B of the first cross-section 1624A can be ensured to be greater than the length L2B of the second cross-section 1624B, and the first pixel unit PX1B can accommodate or absorb more volume of the pixel structure 160. In addition, the display panel 10B including the first pixel unit PX1B and the second pixel unit PX2B can also obtain technical effects similar to those of the foregoing embodiments.

在一些實施例中,如圖4C所示,開口242B中也可以不存在介電圖案(例如:圖4B所繪示的第二介電圖案280)。在上述的設置下,相較於圖4A所示的第一畫素單元PX1B或圖4B所示的第二畫素單元PX2B,第二畫素單元PX2B’的擋牆側壁243對於液體的吸附力係小於第一畫素單元PX1B的擋牆側壁143。如此一來,連接於第一表面1623B’與第二表面1622B’之間的第二截面1624B’的長L2B’可以小於第一截面1624A的長L1B。此外,在本實施例中,相較於圖4B所示的電洞注入層162B,電洞注入層162B’的高度Y2’可大於或等於電洞注入層162B的高度Y2,但本發明不以此為限。因此,包括第一畫素單元PX1B及第二畫素單元PX2B’的顯示面板10B可獲致與上述實施例類似的技術功效。此外,在其它實施例中,也可以同時於顯示面板10B的中央區12(繪示於圖1)中設置第二畫素單元PX2B、PX2B’,以進一步調整顯示面板10B上的畫素單元PX1B、PX2B、PX2B’的整體膜厚均勻度,但本發明不以此為限。In some embodiments, as shown in FIG. 4C, there may not be a dielectric pattern in the opening 242B (for example: the second dielectric pattern 280 shown in FIG. 4B). Under the above configuration, compared with the first pixel unit PX1B shown in FIG. 4A or the second pixel unit PX2B shown in FIG. 4B, the retaining wall side wall 243 of the second pixel unit PX2B' adsorbs the liquid The side wall 143 of the retaining wall is smaller than the first pixel unit PX1B. As such, the length L2B' of the second cross-section 1624B' connected between the first surface 1623B' and the second surface 1622B' may be smaller than the length L1B of the first cross-section 1624A. In addition, in this embodiment, compared with the hole injection layer 162B shown in FIG. 4B, the height Y2′ of the hole injection layer 162B′ may be greater than or equal to the height Y2 of the hole injection layer 162B, but the present invention does not This is limited. Therefore, the display panel 10B including the first pixel unit PX1B and the second pixel unit PX2B' can obtain technical effects similar to those of the above-described embodiment. In addition, in other embodiments, the second pixel units PX2B, PX2B' may also be provided in the central area 12 (shown in FIG. 1) of the display panel 10B to further adjust the pixel units PX1B on the display panel 10B , PX2B, PX2B' overall film thickness uniformity, but the present invention is not limited thereto.

圖5A繪示為本發明另一實施例中顯示面板的第一畫素單元的剖面示意圖。圖5B繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。本實施例所示的顯示面板10C與圖2A及圖2B所示的顯示面板10類似,主要的差異在於:第一畫素單元PX1C更包括容置空間144C設置於第一電極120與擋牆側壁143C之間。第二畫素單元PX2C更包括容置空間244C設置於第一電極220與擋牆側壁243C之間。第一畫素單元PX1C的容置空間144C的容量為V1,第二畫素單元PX2C的容置空間244C的容量為V2,且V1>V2。在上述的設置下,第一畫素單元PX1C的開口142C中的空間可以大於第二畫素單元PX2C的開口242C中的空間。換句話說,相較於第二畫素單元PX2C的開口242C,第一畫素單元PX1C的開口142C可以容置更多的電洞注入層162(或其它膜層)。因此,相較於圖5B所示的第二畫素單元PX2C,第一畫素單元PX1C的開口142C中,較多體積的電洞注入層162A可以填入容置空間144C。在一些實施例中,由於容置空間144C的容置空間還可以大於電洞注入層162A的體積,因此電洞注入層162A可以僅部分地填入容置空間144C,而第二畫素單元PX2C的開口242C中電洞注入層162B則可以填滿容置空間244C,藉此,電洞注入層162A的高度Y1小於電洞注入層162B的高度Y2。如此,第一畫素單元PX1C的第一截面1624A的長L1C可以大於第二畫素單元PX2C的第二截面1624B的長L2C,而能使第一畫素單元PX1C容置或吸附更多畫素結構160的體積。此外,包括第一畫素單元PX1C及第二畫素單元PX2C的顯示面板10C還可獲致與上述實施例類似的技術功效。5A is a schematic cross-sectional view of a first pixel unit of a display panel according to another embodiment of the invention. 5B is a schematic cross-sectional view of the second pixel unit of the display panel in another embodiment of the invention. The display panel 10C shown in this embodiment is similar to the display panel 10 shown in FIGS. 2A and 2B. The main difference is that the first pixel unit PX1C further includes an accommodating space 144C disposed on the first electrode 120 and the side wall of the retaining wall Between 143C. The second pixel unit PX2C further includes an accommodating space 244C disposed between the first electrode 220 and the side wall 243C of the retaining wall. The capacity of the accommodation space 144C of the first pixel unit PX1C is V1, and the capacity of the accommodation space 244C of the second pixel unit PX2C is V2, and V1>V2. Under the above arrangement, the space in the opening 142C of the first pixel unit PX1C may be larger than the space in the opening 242C of the second pixel unit PX2C. In other words, compared to the opening 242C of the second pixel unit PX2C, the opening 142C of the first pixel unit PX1C can accommodate more hole injection layers 162 (or other film layers). Therefore, compared with the second pixel unit PX2C shown in FIG. 5B, a larger volume of the hole injection layer 162A can fill the accommodating space 144C in the opening 142C of the first pixel unit PX1C. In some embodiments, since the accommodating space of the accommodating space 144C may be larger than the volume of the hole injection layer 162A, the hole injection layer 162A may only partially fill the accommodating space 144C, and the second pixel unit PX2C The hole injection layer 162B in the opening 242C can fill the accommodating space 244C, whereby the height Y1 of the hole injection layer 162A is smaller than the height Y2 of the hole injection layer 162B. As such, the length L1C of the first cross-section 1624A of the first pixel unit PX1C may be greater than the length L2C of the second cross-section 1624B of the second pixel unit PX2C, so that the first pixel unit PX1C can accommodate or adsorb more pixels The volume of structure 160. In addition, the display panel 10C including the first pixel unit PX1C and the second pixel unit PX2C can also obtain technical effects similar to those of the foregoing embodiments.

圖6A繪示為本發明另一實施例中顯示面板的第一畫素單元的剖面示意圖。圖6B繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。本實施例所示的顯示面板10D與圖2A及圖2B所示的顯示面板10類似,主要的差異在於:顯示面板10D更包絕緣層110、210分別設置於基板100與對應的畫素單元PX1D、PX2D之間。具體而言,絕緣層110例如可設置於基板100與第一電極120之間,而絕緣層210例如可設置於基板100與第一電極220之間。絕緣層110、210的材質例如絕緣材料,包括聚乙烯對苯二甲酸酯(polyethylene terephthalate,PET)、聚亞醯胺(polyimide,PI)或三乙醯基纖維(triacetylcellulose,TAC),但本發明不以此為限。在本實施例中,絕緣層110與絕緣層210例如是一體成形的絕緣層,且於對應第一畫素單元PX1D之處的絕緣層110具有第一高度H1,而於對應第二畫素單元PX2D之處的絕緣層210具有第二高度H1。從另一角度而言,絕緣層(包括絕緣層110、210)同時具有第一高度H1與第二高度H2,但本發明不以此為限。在本實施例中,第二高度H2>第一高度H1。6A is a schematic cross-sectional view of a first pixel unit of a display panel according to another embodiment of the invention. 6B is a schematic cross-sectional view of the second pixel unit of the display panel in another embodiment of the invention. The display panel 10D shown in this embodiment is similar to the display panel 10 shown in FIGS. 2A and 2B. The main difference is that the display panel 10D further includes insulating layers 110 and 210 respectively disposed on the substrate 100 and the corresponding pixel unit PX1D , Between PX2D. Specifically, the insulating layer 110 may be disposed between the substrate 100 and the first electrode 120, and the insulating layer 210 may be disposed between the substrate 100 and the first electrode 220, for example. The materials of the insulating layers 110 and 210 are, for example, insulating materials, including polyethylene terephthalate (PET), polyimide (PI) or triacetylcellulose (TAC), but this The invention is not limited to this. In this embodiment, the insulating layer 110 and the insulating layer 210 are, for example, integrally formed insulating layers, and the insulating layer 110 corresponding to the first pixel unit PX1D has a first height H1 and corresponds to the second pixel unit The insulating layer 210 at PX2D has a second height H1. From another perspective, the insulating layer (including the insulating layers 110 and 210) has both the first height H1 and the second height H2, but the invention is not limited thereto. In this embodiment, the second height H2>the first height H1.

在上述的設置下,當顯示面板10D的整體高度為一致時,也就是說第一畫素單元PX1D的擋牆結構140D的頂面141D與第二畫素單元PX2D的擋牆結構240D的頂面241D位於同一平面且切齊時,擋牆側壁143D的第一截線段K1的長可以大於擋牆側壁243D的第二截線段K2的長。如此一來,開口142D中的空間可以大於開口242D中的空間。從另一角度而言,第一畫素單元PX1D的電洞注入層162A的高度Y1小於第二畫素單元PX2D的電洞注入層162B的高度Y2。如此,第一截面1624A的長L1D大於第二截面1624B的長L2D,而能使第一畫素單元PX1D容置或吸附更多畫素結構160的體積。此外,包括第一畫素單元PX1D及第二畫素單元PX2D的顯示面板10D可獲致與上述實施例類似的技術功效。Under the above configuration, when the overall height of the display panel 10D is the same, that is to say, the top surface 141D of the retaining wall structure 140D of the first pixel unit PX1D and the top surface of the retaining wall structure 240D of the second pixel unit PX2D When 241D is located on the same plane and cut, the length of the first tangent segment K1 of the retaining wall side wall 143D may be greater than the length of the second tangent segment K2 of the retaining wall side wall 243D. In this way, the space in the opening 142D may be larger than the space in the opening 242D. From another perspective, the height Y1 of the hole injection layer 162A of the first pixel unit PX1D is smaller than the height Y2 of the hole injection layer 162B of the second pixel unit PX2D. In this way, the length L1D of the first cross-section 1624A is greater than the length L2D of the second cross-section 1624B, so that the first pixel unit PX1D can accommodate or absorb more volume of the pixel structure 160. In addition, the display panel 10D including the first pixel unit PX1D and the second pixel unit PX2D can obtain technical effects similar to those of the foregoing embodiments.

圖7繪示為本發明又一實施例中顯示面板的剖面示意圖。相較於圖2A及圖2B所示的顯示面板10,圖7繪示的顯示面板10E的這些畫素單元PX更包括第三畫素單元PX3。在本實施例中,第一畫素單元PX1、第二畫素單元PX2及第三畫素單元PX3分別用以發出第一色光、第二色光及第三色光。舉例而言,第一色光可例如為藍光、第二色光可例如為綠光而第三色光可例如為紅光,但本發明不以此為限。在一些實施例中,第一色光、第二色光及第三色光中任二者或任三者也可以為相同顏色的色光。7 is a schematic cross-sectional view of a display panel according to another embodiment of the invention. Compared with the display panel 10 shown in FIGS. 2A and 2B, the pixel units PX of the display panel 10E shown in FIG. 7 further include a third pixel unit PX3. In this embodiment, the first pixel unit PX1, the second pixel unit PX2, and the third pixel unit PX3 are used to emit first color light, second color light, and third color light, respectively. For example, the first color light may be blue light, the second color light may be green light, and the third color light may be red light, but the invention is not limited thereto. In some embodiments, any two or any one of the first colored light, the second colored light, and the third colored light may also be colored light of the same color.

值得注意的是,第三畫素單元PX3的擋牆結構340具有開口342及擋牆側壁343。擋牆側壁343例如具有第三截線段K3 。在本實施例中,當顯示面板10E的整體高度為一致時,由於第一畫素單元PX1的第一電極120的厚度T1’小於第二畫素單元PX2的第一電極220的厚度T2’小於第三畫素單元PX3的第一電極320的厚度T3’,因此第一截線段K1的長大於第二截線段K2的長大於第三截線段K3的長。藉此,第一畫素單元PX1的開口142中的空間大於第二畫素單元PX2的開口242中的空間大於第三畫素單元PX3的開口342中的空間。從另一角度而言,第一截面1624的長L1(定義為第一表面1621至第二表面1622的距離)大於第二截面1624’的長L2(定義為第一表面1623至第二表面1622的距離)大於第三截面1624’’的長L3(定義為第一表面1625至第二表面1622的距離)。如此,第一畫素單元PX1的電洞注入層162的高度Y1(定義為第一表面1621至頂面127的距離)小於第二畫素單元PX2的電洞注入層162’的高度Y2(定義為第一表面1623至頂面227的距離)小於第三畫素單元PX3的電洞注入層162’’的高度Y3(定義為第一表面1625至頂面327的距離)。然而,本發明不以此為限。本技術領域具有通常知識者應當能理解,只要截面的長L1、L2、L3中的任一者與其餘二者不同,畫素單元PX1、PX2、PX3中的任一者的畫素結構160的膜厚即可被調整而與其餘二者的膜厚不同。如此,可以透過擋牆結構140、240、340調整第一畫素單元PX1、第二畫素單元PX2及第三畫素單元PX3中電洞注入層162、162’、162’’(或其它膜層)的膜厚。因此,於噴墨塗佈時,可以不需如習知製程,透過分別調配各膜層的液滴濃度以控制不同畫素單元PX1、PX2、PX3的整體膜厚,而可以簡單地透過調整在第一畫素單元PX1、第二畫素單元PX2及/或第三畫素單元PX3中的液滴數量以控制膜厚,進一步地簡化製程、縮短製程時間並節省成本。It is worth noting that the retaining wall structure 340 of the third pixel unit PX3 has an opening 342 and a retaining wall side wall 343. The retaining wall side wall 343 has, for example, a third section K3. In this embodiment, when the overall height of the display panel 10E is the same, since the thickness T1' of the first electrode 120 of the first pixel unit PX1 is less than the thickness T2' of the first electrode 220 of the second pixel unit PX2 The thickness T3' of the first electrode 320 of the third pixel unit PX3, therefore, the length of the first cross-section K1 is greater than the length of the second cross-section K2 than the length of the third cross-section K3. Thereby, the space in the opening 142 of the first pixel unit PX1 is larger than the space in the opening 242 of the second pixel unit PX2 than the space in the opening 342 of the third pixel unit PX3. From another perspective, the length L1 of the first section 1624 (defined as the distance from the first surface 1621 to the second surface 1622) is greater than the length L2 of the second section 1624' (defined as the first surface 1623 to the second surface 1622 Is greater than the length L3 of the third cross-section 1624" (defined as the distance from the first surface 1625 to the second surface 1622). As such, the height Y1 of the hole injection layer 162 of the first pixel unit PX1 (defined as the distance from the first surface 1621 to the top surface 127) is smaller than the height Y2 (definition of the hole injection layer 162' of the second pixel unit PX2 The distance from the first surface 1623 to the top surface 227) is smaller than the height Y3 of the hole injection layer 162'' of the third pixel unit PX3 (defined as the distance from the first surface 1625 to the top surface 327). However, the invention is not limited to this. Those of ordinary skill in the art should understand that as long as any one of the cross-sectional lengths L1, L2, and L3 is different from the other two, the pixel structure 160 of any of the pixel units PX1, PX2, and PX3 The film thickness can be adjusted to be different from the other two. In this way, the hole injection layers 162, 162', 162'' (or other films) in the first pixel unit PX1, the second pixel unit PX2, and the third pixel unit PX3 can be adjusted through the retaining wall structures 140, 240, and 340 Layer). Therefore, in inkjet coating, the overall film thickness of different pixel units PX1, PX2, and PX3 can be controlled by separately adjusting the droplet concentration of each film layer without using a conventional process. The number of droplets in the first pixel unit PX1, the second pixel unit PX2 and/or the third pixel unit PX3 to control the film thickness further simplifies the manufacturing process, shortens the manufacturing time and saves costs.

在一些實施例中,也可以如上述實施例透過調整側壁結構的角度、於側壁結構上形成容置空間或透過調整平坦層的厚度來調整畫素結構的截面的長,於此不再贅述。In some embodiments, the length of the cross-section of the pixel structure can also be adjusted by adjusting the angle of the side wall structure, forming an accommodating space on the side wall structure, or adjusting the thickness of the flat layer, as described in the above embodiment, which will not be repeated here.

簡言之,由於顯示面板10E可以透過調整擋牆結構140、240、340的容積,使開口142、242、342可以依需求容置不同膜厚的畫素結構160。可以透過調整畫素結構160於擋牆結構140、240、340上的截面(例如第一截面1624、第二截面1624’、第三截面1624’’)的長L1、L2、L3來控制畫素結構160整體的體積。藉此,可以選用相同濃度的膜層液滴進行噴墨塗佈,達成不同厚度的需求。如此,可以簡化顯示面板10E的製程並節省成本,更可以依需求而調整不同顏色的畫素單元(例如:畫素單元PX1、PX2、PX3)的膜厚,以減少斑紋產生,更具有均勻的亮度及色度。In short, since the display panel 10E can adjust the volume of the retaining wall structures 140, 240, and 340, the openings 142, 242, and 342 can accommodate pixel structures 160 with different film thicknesses as required. The pixels can be controlled by adjusting the lengths L1, L2, L3 of the cross-sections of the pixel structure 160 on the retaining wall structures 140, 240, 340 (eg, the first cross-section 1624, the second cross-section 1624', the third cross-section 1624'') The overall volume of structure 160. In this way, droplets of the same concentration can be selected for inkjet coating to achieve different thickness requirements. In this way, the manufacturing process of the display panel 10E can be simplified and the cost can be saved, and the film thickness of the pixel units of different colors (for example: the pixel units PX1, PX2, PX3) can be adjusted according to the requirements to reduce the occurrence of speckles and have a more uniform Brightness and chroma.

圖8繪示為本發明再一實施例中顯示面板的剖面示意圖。本實施例所示的顯示面板10F與圖7所示的顯示面板10E類似,主要的差異在於:每一畫素單元PX1、PX2、PX3還包括電洞傳輸層164設置於電洞注入層162上、發光層166設置於電洞傳輸層164上以及第二電極190設置於發光層166上。在一些實施例中,第二電極190與發光層166之間更可以包括電子傳輸層167以及電子注入層168。舉例而言,電子傳輸層167設置於發光層166上,而電子注入層168設置於電子傳輸層167上,但本發明不以此為限。在本實施例中,第一畫素電極PX1電洞傳輸層164可以依附於電洞注入層162上,而附著在擋牆結構140、240的擋牆側壁(未標示)及頂面(未標示)上。以此類推,發光層166可以依附於電洞傳輸層164上、電子傳輸層167可以依附於發光層166上且電子注入層168可以依附於電子傳輸層167上。如此,上述的多個薄膜層可以如電洞注入層162及電洞傳輸層164般地附著在擋牆結構140、240的擋牆側壁上。8 is a schematic cross-sectional view of a display panel in still another embodiment of the present invention. The display panel 10F shown in this embodiment is similar to the display panel 10E shown in FIG. 7, the main difference is that each pixel unit PX1, PX2, PX3 further includes a hole transmission layer 164 disposed on the hole injection layer 162 The light emitting layer 166 is disposed on the hole transport layer 164 and the second electrode 190 is disposed on the light emitting layer 166. In some embodiments, an electron transport layer 167 and an electron injection layer 168 may be further included between the second electrode 190 and the light-emitting layer 166. For example, the electron transport layer 167 is disposed on the light-emitting layer 166, and the electron injection layer 168 is disposed on the electron transport layer 167, but the invention is not limited thereto. In this embodiment, the first pixel electrode PX1 hole transmission layer 164 can be attached to the hole injection layer 162 and attached to the side wall (not marked) and the top surface (not marked) of the wall structure 140, 240 )on. By analogy, the light emitting layer 166 can be attached to the hole transport layer 164, the electron transport layer 167 can be attached to the light emitting layer 166, and the electron injection layer 168 can be attached to the electron transport layer 167. In this way, the above-mentioned multiple thin film layers can be attached to the side walls of the retaining wall structures 140 and 240 like the hole injection layer 162 and the hole transmission layer 164.

在本實施例中,第二電極190可經過圖案化而為多個。多個第二電極190位於電子注入層168上,且可分別地對應畫素單元PX1、PX2、PX3設置。這些第二電極190分別可以接觸擋牆結構140、240、340的頂面,但本發明不以此為限。第二電極190的材料可為透明的導體材料,例如銦錫氧化物、銦鋅氧化物、鋁錫氧化物、鋁鋅氧化物或銦鍺鋅氧化物等金屬氧化物。在一些實施例中,第二電極190的形成方法可以是化學氣相沉積(CVD)、物理氣相沉積(PVD)、原子層沉積(ALD)、蒸鍍(VTE)、濺鍍(SPT)或其組合。在一些實施例中,第二電極190可為畫素單元PX1、PX2、PX3的陰極(cathode)。In this embodiment, the second electrode 190 may be patterned into a plurality. A plurality of second electrodes 190 are located on the electron injection layer 168, and can be disposed corresponding to the pixel units PX1, PX2, and PX3, respectively. These second electrodes 190 may contact the top surfaces of the barrier wall structures 140, 240, and 340, respectively, but the invention is not limited thereto. The material of the second electrode 190 may be a transparent conductive material, such as indium tin oxide, indium zinc oxide, aluminum tin oxide, aluminum zinc oxide or indium germanium zinc oxide. In some embodiments, the formation method of the second electrode 190 may be chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), vapor deposition (VTE), sputtering (SPT), or Its combination. In some embodiments, the second electrode 190 may be a cathode of the pixel units PX1, PX2, and PX3.

在上述的設置下,由於可以透過調整不同畫素單元PX1、PX2、PX3的畫素結構160的截面的長(例如:連結第一表面191與第二表面194的截面的長L1、連結第一表面192與第二表面194的截面的長L2、連結第一表面193與第二表面194的截面的長L3),且L1大於L2大於L3,因此能簡單地達成不同色光所要求不同膜厚的需求,還可以縮短顯示面板10F的製程時間及節省成本。此外,包括第一畫素單元PX1、第二畫素單元PX2及第三畫素單元PX3的顯示面板10F可獲致與上述實施例類似的技術功效。Under the above configuration, since the length of the cross section of the pixel structure 160 of different pixel units PX1, PX2, PX3 can be adjusted (for example: the length L1 of the cross section connecting the first surface 191 and the second surface 194, the first The length L2 of the cross section of the surface 192 and the second surface 194, and the length L3 of the cross section connecting the first surface 193 and the second surface 194), and L1 is greater than L2 and greater than L3, so it is easy to achieve different film thicknesses required by different colored lights Demand can also shorten the manufacturing time of the display panel 10F and save costs. In addition, the display panel 10F including the first pixel unit PX1, the second pixel unit PX2, and the third pixel unit PX3 can obtain technical effects similar to those of the foregoing embodiments.

圖9繪示為本發明再一實施例中顯示面板的剖面示意圖。本實施例所示的顯示面板10G與圖8所示的顯示面板10F類似,主要的差異在於:第一畫素單元PX1的電子傳輸層167除了可依附於發光層166而附著在擋牆結構140、240的擋牆側壁(未標示)上以外,更可以接觸擋牆結構140、240、340的頂面(未標示)。舉例而言,多個畫素單元PX1、PX2、PX3可以共用同一層的電子傳輸層167以及電子注入層168。從另一角度而言,電子傳輸層167可以整面地設置於基板100上,覆蓋多個畫素單元PX1、PX2、PX3的發光層166以及覆蓋擋牆結構140、240、340。相同地,電子注入層168也可以整面地設置於基板100上,覆蓋電子傳輸層167。9 is a schematic cross-sectional view of a display panel in still another embodiment of the present invention. The display panel 10G shown in this embodiment is similar to the display panel 10F shown in FIG. 8, the main difference is that the electron transport layer 167 of the first pixel unit PX1 can be attached to the retaining wall structure 140 except for attaching to the light emitting layer 166 In addition to the side wall (not marked) of the retaining wall of 240, it can also contact the top surface (not marked) of the structure 140, 240, 340 of the retaining wall. For example, multiple pixel units PX1, PX2, and PX3 may share the same layer of electron transport layer 167 and electron injection layer 168. From another perspective, the electron transport layer 167 may be disposed on the substrate 100 over the entire surface, covering the light-emitting layer 166 of the plurality of pixel units PX1, PX2, and PX3 and covering the barrier wall structures 140, 240, and 340. Similarly, the electron injection layer 168 may be provided over the entire surface of the substrate 100 to cover the electron transport layer 167.

此外,第二電極190也可以整面地設置於基板100上,覆蓋電子注入層168以及覆蓋擋牆結構140、240、340。換句話說,多個畫素單元PX1、PX2、PX3可以共用同一層的第二電極190。如此,顯示面板10G可獲致與上述實施例類似的技術功效。In addition, the second electrode 190 may also be provided on the substrate 100 over the entire surface, covering the electron injection layer 168 and covering the barrier structure 140, 240, 340. In other words, the plurality of pixel units PX1, PX2, and PX3 may share the second electrode 190 of the same layer. In this way, the display panel 10G can obtain technical effects similar to those of the foregoing embodiments.

綜上所述,本發明一實施例的顯示面板,由於顯示面板可以透過調整擋牆結構的容積,使開口可以依需求容置不同膜厚的畫素結構,因此可以對畫素結構於擋牆結構上的截面的長進行調整,來控制畫素結構整體的體積。在上述的設置下,周邊區中的第一畫素單元的畫素結構的第一截面的長度可以大於位於中央區的第二畫素單元的畫素結構的第二截面的長度。如此一來,第一畫素單元的開口可以比中央區中的第二畫素單元的開口容置更多噴墨塗佈的膜層液滴。藉此,可將位於周邊區的第一畫素單元中畫素結構的整體體積或厚度調整為大於位於中央區的第二畫素單元中畫素結構的整體體積或厚度。也就是說,相較於第二畫素單元,第一畫素單元的擋牆結構上可以附著較多的畫素結構,或容納較多的畫素結構的體積。因此,於進行乾燥製程後,顯示面板上分別位於不同區域中的畫素單元的膜厚均勻度可以一致,以減少斑紋產生,更具有均勻的亮度及色度。In summary, in the display panel according to an embodiment of the present invention, since the display panel can adjust the volume of the retaining wall structure so that the opening can accommodate pixel structures of different film thicknesses as required, the pixel structure can be placed on the retaining wall The length of the cross-section on the structure is adjusted to control the overall volume of the pixel structure. Under the above arrangement, the length of the first cross section of the pixel structure of the first pixel unit in the peripheral area may be greater than the length of the second cross section of the pixel structure of the second pixel unit located in the central area. In this way, the opening of the first pixel unit can accommodate more inkjet-coated film layer droplets than the opening of the second pixel unit in the central region. In this way, the overall volume or thickness of the pixel structure in the first pixel unit located in the peripheral area can be adjusted to be greater than the overall volume or thickness of the pixel structure in the second pixel unit located in the central area. In other words, compared to the second pixel unit, the first pixel unit can have more pixel structures attached to the retaining wall structure, or can accommodate more pixel structure volume. Therefore, after the drying process is performed, the uniformity of the film thickness of the pixel units located in different areas on the display panel can be uniform, so as to reduce the occurrence of speckle, and have uniform brightness and chromaticity.

此外,由於可以透過調整及控制相同區域中或不同區域中畫素單元的截面的長。因此,可以選用相同濃度的膜層液滴進行噴墨塗佈,簡單地透過控制液滴數量以達成不同膜厚的需求。如此,可以進一步地簡化製程、縮短製程時間並節省成本。還可以減少液滴溢出的機率,提升製程的公差需求並提升顯示面板的製造良率。In addition, the length of the cross section of the pixel unit in the same area or in different areas can be adjusted and controlled. Therefore, the droplets of the film layer with the same concentration can be selected for inkjet coating, simply by controlling the number of droplets to achieve different film thickness requirements. In this way, the process can be further simplified, the process time can be shortened, and costs can be saved. It can also reduce the probability of droplet overflow, increase the tolerance requirements of the manufacturing process and increase the manufacturing yield of the display panel.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed as above with examples, it is not intended to limit the present invention. Any person with ordinary knowledge in the technical field can make some changes and modifications without departing from the spirit and scope of the present invention. The scope of protection of the present invention shall be subject to the scope defined in the appended patent application.

10、10A、10B、10C、10D、10E、10F‧‧‧顯示面板 12‧‧‧中央區 14‧‧‧周邊區 100‧‧‧基板 110、210‧‧‧絕緣層 120、220、320‧‧‧第一電極 122、222‧‧‧第一導電層 124、224‧‧‧第二導電層 126、226‧‧‧第三導電層 140、140A、140C、140D、240、240A、240C、240D、340‧‧‧擋牆結構 127、141、141A、141D、227、241、241A、241D、327‧‧‧頂面 142、142A、142B、142C、142D、242、242A、242B、242C、242D、342‧‧‧開口 143、143A、143C、143D、243、243A、243C、243D、343‧‧‧擋牆側壁 144C、244C‧‧‧容置空間 160‧‧‧畫素結構 162、162’、162’’、162A、162B、162B’‧‧‧電洞注入層 1621、1621A、1623、1623B、1623B’、1625、191、192、193‧‧‧第一表面 1622、1622A、1622B、1622B’、194‧‧‧第二表面 1624、1624A、1624B、1624B’‧‧‧第一截面 1624’‧‧‧第二截面 1624’’‧‧‧第三截面 164‧‧‧電洞傳輸層 166‧‧‧發光層 167‧‧‧電子傳輸層 168‧‧‧電子注入層 180‧‧‧第一介電圖案 181、281‧‧‧交界處 183、286‧‧‧內表面 190‧‧‧第二電極 280‧‧‧第二介電圖案 A-A’、B-B’‧‧‧剖面線 D1‧‧‧第一寬度 D2‧‧‧第二寬度 H1‧‧‧第一高度 H2‧‧‧第二高度 K1、K1A‧‧‧第一截線段 K2、K2A‧‧‧第二截線段 K3‧‧‧第三截線段 L1、L1A、L1B、L1C、L1D、L2、L2A、L2B、L2B’、L2C、L2D、L3‧‧‧長 N‧‧‧方向 PX‧‧‧畫素單元 PX1、PX1A、PX1B、PX1C、PX1D‧‧‧第一畫素單元 PX2、PX2A、PX2B、PX2B’、PX2C、PX2D‧‧‧第二畫素單元 PX3‧‧‧第三畫素單元 T1、T2、T1’、T2’、T3’‧‧‧厚度 V1、V2‧‧‧容量 Y1、Y2、Y2’、Y3、YA、YB、YC‧‧‧高度 θ1‧‧‧第一角度 θ2‧‧‧第二角度10, 10A, 10B, 10C, 10D, 10E, 10F ‧‧‧ display panel 12‧‧‧Central 14‧‧‧ surrounding area 100‧‧‧ substrate 110、210‧‧‧Insulation 120、220、320‧‧‧First electrode 122, 222‧‧‧ First conductive layer 124、224‧‧‧Second conductive layer 126,226‧‧‧third conductive layer 140, 140A, 140C, 140D, 240, 240A, 240C, 240D, 340 127, 141, 141A, 141D, 227, 241, 241A, 241D, 327 142, 142A, 142B, 142C, 142D, 242, 242A, 242B, 242C, 242D, 342‧‧‧ opening 143, 143A, 143C, 143D, 243, 243A, 243C, 243D, 343 144C, 244C‧‧‧accommodation space 160‧‧‧Pixel structure 162, 162’, 162’’, 162A, 162B, 162B’ ‧‧‧ hole injection layer 1621, 1621A, 1623, 1623B, 1623B’, 1625, 191, 192, 193 1622, 1622A, 1622B, 1622B’, 194‧‧‧ second surface 1624, 1624A, 1624B, 1624B’‧‧‧‧ 1624’‧‧‧second section 1624’’‧‧‧third section 164‧‧‧Electric tunnel transmission layer 166‧‧‧luminous layer 167‧‧‧Electronic transmission layer 168‧‧‧Electron injection layer 180‧‧‧First dielectric pattern 181, 281‧‧‧ Junction 183, 286‧‧‧ inner surface 190‧‧‧Second electrode 280‧‧‧Second dielectric pattern A-A’, B-B’ ‧‧‧ hatch D1‧‧‧First width D2‧‧‧second width H1‧‧‧ First height H2‧‧‧second height K1, K1A‧‧‧The first section K2, K2A‧‧‧Second section K3‧‧‧The third section L1, L1A, L1B, L1C, L1D, L2, L2A, L2B, L2B’, L2C, L2D, L3 N‧‧‧ direction PX‧‧‧Pixel unit PX1, PX1A, PX1B, PX1C, PX1D‧The first pixel unit PX2, PX2A, PX2B, PX2B’, PX2C, PX2D ‧‧‧ second pixel unit PX3‧‧‧third pixel unit T1, T2, T1’, T2’, T3’‧‧‧ Thickness V1, V2‧‧‧Capacity Y1, Y2, Y2’, Y3, YA, YB, YC‧‧‧ Height θ1‧‧‧First angle θ2‧‧‧Second Angle

圖1繪示為本發明一實施例中顯示面板的上視示意圖。 圖2A繪示為圖1中沿剖面線A-A’的第一畫素單元的剖面示意圖。 圖2B繪示為圖1中沿剖面線B-B’的第二畫素單元的剖面示意圖。 圖3A繪示為本發明另一實施例中顯示面板的第一畫素單元的剖面示意圖。 圖3B繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。 圖4A繪示為本發明另一實施例中顯示面板的第一畫素單元的剖面示意圖。 圖4B繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。 圖4C繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。 圖5A繪示為本發明另一實施例中顯示面板的第一畫素單元的剖面示意圖。 圖5B繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。 圖6A繪示為本發明另一實施例中顯示面板的第一畫素單元的剖面示意圖。 圖6B繪示為本發明另一實施例中顯示面板的第二畫素單元的剖面示意圖。 圖7繪示為本發明又一實施例中顯示面板的剖面示意圖。 圖8繪示為本發明再一實施例中顯示面板的剖面示意圖。 圖9繪示為本發明再一實施例中顯示面板的剖面示意圖。FIG. 1 is a schematic top view of a display panel according to an embodiment of the invention. FIG. 2A is a schematic cross-sectional view of the first pixel unit along section line A-A' in FIG. 1. FIG. 2B is a schematic cross-sectional view of the second pixel unit along section line B-B' in FIG. 1. 3A is a schematic cross-sectional view of a first pixel unit of a display panel according to another embodiment of the invention. 3B is a schematic cross-sectional view of a second pixel unit of a display panel according to another embodiment of the invention. 4A is a schematic cross-sectional view of a first pixel unit of a display panel according to another embodiment of the invention. 4B is a schematic cross-sectional view of the second pixel unit of the display panel in another embodiment of the invention. 4C is a schematic cross-sectional view of a second pixel unit of a display panel according to another embodiment of the invention. 5A is a schematic cross-sectional view of a first pixel unit of a display panel according to another embodiment of the invention. 5B is a schematic cross-sectional view of the second pixel unit of the display panel in another embodiment of the invention. 6A is a schematic cross-sectional view of a first pixel unit of a display panel according to another embodiment of the invention. 6B is a schematic cross-sectional view of the second pixel unit of the display panel in another embodiment of the invention. 7 is a schematic cross-sectional view of a display panel according to another embodiment of the invention. 8 is a schematic cross-sectional view of a display panel in still another embodiment of the present invention. 9 is a schematic cross-sectional view of a display panel in still another embodiment of the present invention.

10E‧‧‧顯示面板 10E‧‧‧Display panel

100‧‧‧基板 100‧‧‧ substrate

120、220、320‧‧‧第一電極 120、220、320‧‧‧First electrode

127、227、327‧‧‧頂面 127, 227, 327

140、240、340‧‧‧擋牆結構 140, 240, 340‧‧‧ retaining wall structure

142、242、342‧‧‧開口 142, 242, 342‧‧‧ opening

143、243、343‧‧‧擋牆側壁 143, 243, 343

160‧‧‧畫素結構 160‧‧‧Pixel structure

162、162’、162”‧‧‧電洞注入層 162, 162’, 162” ‧‧‧ hole injection layer

1621、1623、1625‧‧‧第一表面 1621, 1623, 1625 ‧‧‧ first surface

1622‧‧‧第二表面 1622‧‧‧Second surface

1624‧‧‧第一截面 1624‧‧‧The first section

1624’‧‧‧第二截面 1624’‧‧‧second section

1624”‧‧‧第三截面 1624”‧‧‧third section

K1‧‧‧第一截線段 K1‧‧‧The first section

K2‧‧‧第二截線段 K2‧‧‧Second Section

K3‧‧‧第三截線段 K3‧‧‧The third section

L1、L2、L3‧‧‧長 L1, L2, L3 ‧‧‧ long

N‧‧‧方向 N‧‧‧ direction

PX1‧‧‧第一畫素單元 PX1‧‧‧The first pixel unit

PX2‧‧‧第二畫素單元 PX2‧‧‧Second pixel unit

PX3‧‧‧第三畫素單元 PX3‧‧‧third pixel unit

T1’、T2’、T3’‧‧‧厚度 T1’, T2’, T3’‧‧‧ Thickness

Y1、Y2、Y3‧‧‧高度 Y1, Y2, Y3 ‧‧‧ height

Claims (12)

一種顯示面板,包括: 一基板;以及 多個畫素單元設置於該基板上,每一該畫素單元包括: 一第一電極; 一擋牆結構,具有一開口,該擋牆結構具有背向該基板的一頂面及一擋牆側壁,其中該擋牆結構的該擋牆側壁位於該第一電極與該頂面之間;以及 一畫素結構,設置於該第一電極上,其中於垂直該基板的方向上,該畫素結構的部分重疊該擋牆結構與該開口,且該畫素結構包括一第一表面位於該開口內、一第二表面位於該頂面上以及一截面連接於該第一表面與該第二表面之間, 其中該些畫素單元包括: 至少一第一畫素單元,該第一畫素單元的該畫素結構具有一第一截面,該第一截面的長為L1;以及 至少一第二畫素單元,該第二畫素單元的該畫素結構具有一第二截面,該第二截面的長為L2, 其中L1>L2。A display panel, including: A substrate; and A plurality of pixel units are disposed on the substrate, and each pixel unit includes: A first electrode; A retaining wall structure having an opening, the retaining wall structure having a top surface facing away from the substrate and a retaining wall side wall, wherein the retaining wall side wall of the retaining wall structure is located between the first electrode and the top surface; as well as A pixel structure is disposed on the first electrode, wherein in a direction perpendicular to the substrate, the pixel structure partially overlaps the retaining wall structure and the opening, and the pixel structure includes a first surface at the opening Inner and a second surface are located on the top surface and a cross section is connected between the first surface and the second surface, The pixel units include: At least one first pixel unit, the pixel structure of the first pixel unit has a first cross section, and the length of the first cross section is L1; and At least one second pixel unit, the pixel structure of the second pixel unit has a second cross section, the length of the second cross section is L2, Where L1>L2. 如申請專利範圍第1項所述的顯示面板,其中於垂直該基板的方向上,該第一電極包括一第一導電層以及垂直堆疊於該第一導電層上的一第二導電層,該第一畫素單元的該第一導電層的厚度為T1,該第二畫素單元的該第一導電層的厚度為T2,T2>T1。The display panel according to item 1 of the patent application scope, wherein in a direction perpendicular to the substrate, the first electrode includes a first conductive layer and a second conductive layer stacked vertically on the first conductive layer, the The thickness of the first conductive layer of the first pixel unit is T1, and the thickness of the first conductive layer of the second pixel unit is T2, and T2>T1. 如申請專利範圍第1項所述的顯示面板,其中該第一畫素單元的該擋牆側壁與該第一電極之間具有一第一角度θ1,該第二畫素單元的該擋牆側壁與該第一電極之間具有一第二角度θ2, θ1> θ2。The display panel as described in item 1 of the patent application range, wherein the side wall of the first pixel unit and the first electrode have a first angle θ1, and the side wall of the second pixel unit There is a second angle θ2 with the first electrode, θ1>θ2. 如申請專利範圍第1項所述的顯示面板,其中該第一畫素單元更包括一第一介電圖案設置於該第一電極與該擋牆側壁之間,且該擋牆結構部分覆蓋該第一介電圖案,該第二畫素單元更包括一第二介電圖案設置於該第一電極與該擋牆側壁之間,且該擋牆結構部分覆蓋該第二介電圖案。The display panel as described in Item 1 of the patent application range, wherein the first pixel unit further includes a first dielectric pattern disposed between the first electrode and the sidewall of the retaining wall, and the retaining wall structure partially covers the In the first dielectric pattern, the second pixel unit further includes a second dielectric pattern disposed between the first electrode and the sidewall of the retaining wall, and the retaining wall structure partially covers the second dielectric pattern. 如申請專利範圍第4項所述的顯示面板,其中於垂直該基板的方向上,該第一畫素單元的該開口重疊該第一介電圖案的部分定義出一第一寬度D1,且該第二畫素單元的該開口重疊該第二介電圖案的部分定義出一第二寬度D2,其中該第一寬度D1>該第二寬度D2。The display panel as described in item 4 of the patent application scope, wherein a portion of the opening of the first pixel unit overlapping the first dielectric pattern in a direction perpendicular to the substrate defines a first width D1, and the The portion where the opening of the second pixel unit overlaps the second dielectric pattern defines a second width D2, where the first width D1>the second width D2. 如申請專利範圍第1項所述的顯示面板,其中每一該畫素單元更包括一容置空間設置於該第一電極與該擋牆側壁之間,且該第一畫素單元的該容置空間的容量為V1,該第二畫素單元的該容置空間的容量為V2,V1>V2。The display panel as described in item 1 of the patent application scope, wherein each of the pixel units further includes a receiving space disposed between the first electrode and the side wall of the retaining wall, and the volume of the first pixel unit The capacity of the storage space is V1, the capacity of the storage space of the second pixel unit is V2, and V1>V2. 如申請專利範圍第1項所述的顯示面板,更包括一絕緣層設置於該基板與該第一電極之間,該絕緣層具有一第一高度H1與一第二高度H2,該第一高度H1對應該第一畫素單元,該第二高度對應該第二畫素單元,且H2>H1。The display panel as described in item 1 of the patent application scope further includes an insulating layer disposed between the substrate and the first electrode, the insulating layer having a first height H1 and a second height H2, the first height H1 corresponds to the first pixel unit, the second height corresponds to the second pixel unit, and H2>H1. 如申請專利範圍第1項至第7項中任一項所述的顯示面板,其中該基板具有一中央區以及該中央區以外的一周邊區,且該第二畫素單元對應設置於該中央區,該第一畫素單元對應設置於該周邊區。The display panel according to any one of claims 1 to 7, wherein the substrate has a central area and a peripheral area other than the central area, and the second pixel unit is correspondingly disposed in the central area , The first pixel unit is correspondingly disposed in the peripheral area. 如申請專利範圍第1項至第7項中任一項所述的顯示面板,其中該些畫素單元更包括一第三畫素單元,該第一畫素單元、該第二畫素單元及該第三畫素單元分別用以發出一第一色光、一第二色光及一第三色光。The display panel according to any one of items 1 to 7 of the patent application scope, wherein the pixel units further include a third pixel unit, the first pixel unit, the second pixel unit and The third pixel unit respectively emits a first color light, a second color light and a third color light. 如申請專利範圍第9項所述的顯示面板,其中該第三畫素單元的該畫素結構具有一第三截面,該第三截面的長為L3,且L1>L2>L3。The display panel as described in item 9 of the patent application scope, wherein the pixel structure of the third pixel unit has a third cross section, the length of the third cross section is L3, and L1>L2>L3. 如申請專利範圍第1項所述的顯示面板,其中每一該畫素單元的該畫素結構更包括: 一電洞注入層設置於該第一電極上; 一電洞傳輸層設置於該電洞注入層上; 一發光層設置於該電洞傳輸層上;以及 一第二電極設置於該發光層上。The display panel as described in item 1 of the patent application scope, wherein the pixel structure of each pixel unit further includes: A hole injection layer is provided on the first electrode; A hole transmission layer is arranged on the hole injection layer; A light-emitting layer is disposed on the hole transmission layer; and A second electrode is disposed on the light-emitting layer. 如申請專利範圍第11項所述的顯示面板,更包括: 一電子傳輸層設置於該發光層上;以及 一電子注入層設置於該電子傳輸層上, 其中該第二電極位於該電子注入層上,且該電子傳輸層及該電子注入層位於該發光層與該第二電極之間。The display panel as described in item 11 of the patent application scope further includes: An electron transport layer is provided on the light-emitting layer; and An electron injection layer is provided on the electron transport layer, The second electrode is located on the electron injection layer, and the electron transport layer and the electron injection layer are located between the light emitting layer and the second electrode.
TW108119483A 2018-06-22 2019-06-05 Display panel TWI714115B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910543740.2A CN110265446B (en) 2018-06-22 2019-06-21 Display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201862688635P 2018-06-22 2018-06-22
US62/688,635 2018-06-22

Publications (2)

Publication Number Publication Date
TW202001853A true TW202001853A (en) 2020-01-01
TWI714115B TWI714115B (en) 2020-12-21

Family

ID=69188922

Family Applications (18)

Application Number Title Priority Date Filing Date
TW107137602A TWI678009B (en) 2018-06-22 2018-10-24 Display panel and manufacturing method thereof
TW107138760A TWI684810B (en) 2018-06-22 2018-11-01 Display panel
TW107142834A TWI679789B (en) 2018-06-22 2018-11-30 Organic light emitting diode display apparatus
TW107142955A TWI684815B (en) 2018-06-22 2018-11-30 Display panel and method of fabricating the same
TW107143785A TWI685702B (en) 2018-06-22 2018-12-05 Display apparatus
TW107144587A TWI678802B (en) 2018-06-22 2018-12-11 Display panel and method for manufacturing the same
TW107144975A TWI679765B (en) 2018-06-22 2018-12-13 Display device and manufacturing method thereof
TW107146598A TWI695527B (en) 2018-06-22 2018-12-22 Display panel
TW107146906A TWI679792B (en) 2018-06-22 2018-12-25 Display panel and method of fabricating the same
TW108101440A TWI733078B (en) 2018-06-22 2019-01-15 Display device
TW108102163A TWI696870B (en) 2018-06-22 2019-01-19 Display device
TW108102272A TWI683375B (en) 2018-06-22 2019-01-21 Light emitting device
TW108103467A TWI690753B (en) 2018-06-22 2019-01-30 Display panel and method of fabricating the same
TW108104630A TWI694626B (en) 2018-06-22 2019-02-12 Pixel structure
TW108104827A TWI683168B (en) 2018-06-22 2019-02-13 Pixel structure and manufacturing method thereof
TW108106211A TWI680589B (en) 2018-06-22 2019-02-25 Light-emitting device and manufacturing method thereof
TW108109084A TWI710832B (en) 2018-06-22 2019-03-18 Quantum dot display panel
TW108119483A TWI714115B (en) 2018-06-22 2019-06-05 Display panel

Family Applications Before (17)

Application Number Title Priority Date Filing Date
TW107137602A TWI678009B (en) 2018-06-22 2018-10-24 Display panel and manufacturing method thereof
TW107138760A TWI684810B (en) 2018-06-22 2018-11-01 Display panel
TW107142834A TWI679789B (en) 2018-06-22 2018-11-30 Organic light emitting diode display apparatus
TW107142955A TWI684815B (en) 2018-06-22 2018-11-30 Display panel and method of fabricating the same
TW107143785A TWI685702B (en) 2018-06-22 2018-12-05 Display apparatus
TW107144587A TWI678802B (en) 2018-06-22 2018-12-11 Display panel and method for manufacturing the same
TW107144975A TWI679765B (en) 2018-06-22 2018-12-13 Display device and manufacturing method thereof
TW107146598A TWI695527B (en) 2018-06-22 2018-12-22 Display panel
TW107146906A TWI679792B (en) 2018-06-22 2018-12-25 Display panel and method of fabricating the same
TW108101440A TWI733078B (en) 2018-06-22 2019-01-15 Display device
TW108102163A TWI696870B (en) 2018-06-22 2019-01-19 Display device
TW108102272A TWI683375B (en) 2018-06-22 2019-01-21 Light emitting device
TW108103467A TWI690753B (en) 2018-06-22 2019-01-30 Display panel and method of fabricating the same
TW108104630A TWI694626B (en) 2018-06-22 2019-02-12 Pixel structure
TW108104827A TWI683168B (en) 2018-06-22 2019-02-13 Pixel structure and manufacturing method thereof
TW108106211A TWI680589B (en) 2018-06-22 2019-02-25 Light-emitting device and manufacturing method thereof
TW108109084A TWI710832B (en) 2018-06-22 2019-03-18 Quantum dot display panel

Country Status (1)

Country Link
TW (18) TWI678009B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI762136B (en) * 2020-12-31 2022-04-21 財團法人工業技術研究院 Display apparatus
TWI769817B (en) * 2021-05-17 2022-07-01 友達光電股份有限公司 Display device and manufacturing method thereof

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI738430B (en) * 2020-07-22 2021-09-01 友達光電股份有限公司 Organic light emitting diode display panel
TWI742977B (en) * 2020-08-21 2021-10-11 友達光電股份有限公司 Stretchable pixel array substrate
DE112021003516T5 (en) * 2021-01-28 2023-05-17 Boe Technology Group Co., Ltd. ARRAY SUBSTRATE AND DISPLAY DEVICE
TWI779631B (en) * 2021-05-27 2022-10-01 友達光電股份有限公司 Light emitting device
CN113363302B (en) * 2021-06-02 2023-09-08 南京昀光科技有限公司 Display panel and manufacturing method thereof
TWI793921B (en) * 2021-12-13 2023-02-21 友達光電股份有限公司 Display panel

Family Cites Families (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02153353A (en) * 1988-07-25 1990-06-13 Matsushita Electric Ind Co Ltd Colored photopolymerization composition and color filter
JP3899566B2 (en) * 1996-11-25 2007-03-28 セイコーエプソン株式会社 Manufacturing method of organic EL display device
JP2848371B2 (en) * 1997-02-21 1999-01-20 日本電気株式会社 Organic EL display device and manufacturing method thereof
JP3628997B2 (en) * 2000-11-27 2005-03-16 セイコーエプソン株式会社 Method for manufacturing organic electroluminescence device
CN1557020A (en) * 2001-09-24 2004-12-22 �ʼҷ����ֵ��ӹɷ����޹�˾ Assembly for a thin-film optical device, organic electroluminescent display device and method of manufaturing same
US7378124B2 (en) * 2002-03-01 2008-05-27 John James Daniels Organic and inorganic light active devices and methods for making the same
JP4014901B2 (en) * 2002-03-14 2007-11-28 セイコーエプソン株式会社 Method of arranging material by droplet discharge and method of manufacturing display device
JP4252297B2 (en) * 2002-12-12 2009-04-08 株式会社日立製作所 LIGHT EMITTING ELEMENT AND DISPLAY DEVICE USING THE LIGHT EMITTING ELEMENT
SG142140A1 (en) * 2003-06-27 2008-05-28 Semiconductor Energy Lab Display device and method of manufacturing thereof
JP4479381B2 (en) * 2003-09-24 2010-06-09 セイコーエプソン株式会社 Electro-optical device, method of manufacturing electro-optical device, and electronic apparatus
JP3915806B2 (en) * 2003-11-11 2007-05-16 セイコーエプソン株式会社 Electro-optical device and electronic apparatus
US7019331B2 (en) * 2004-01-22 2006-03-28 Eastman Kodak Company Green light-emitting microcavity OLED device using a yellow color filter element
JP2006222071A (en) * 2005-01-17 2006-08-24 Seiko Epson Corp Light emitting device, manufacturing method thereof, and electronic equipment
WO2007023272A1 (en) * 2005-08-23 2007-03-01 Cambridge Display Technology Limited Organic electronic device structures and fabrication methods
JP2007103349A (en) * 2005-09-08 2007-04-19 Seiko Epson Corp Method of forming film pattern, and manufacturing method for organic electroluminescent device, color filter substrate and liquid crystal display device
JP2007103032A (en) * 2005-09-30 2007-04-19 Seiko Epson Corp Light-emitting device and manufacturing method of light-emitting device
JP2007188653A (en) * 2006-01-11 2007-07-26 Seiko Epson Corp Light emitting unit and electronic apparatus
JP2007311235A (en) * 2006-05-19 2007-11-29 Seiko Epson Corp Device, film forming method, and manufacturing method of device
JP2009104969A (en) * 2007-10-25 2009-05-14 Seiko Epson Corp Light-emitting device and electronic apparatus
JP4953166B2 (en) * 2007-11-29 2012-06-13 カシオ計算機株式会社 Manufacturing method of display panel
JP5266823B2 (en) * 2008-03-21 2013-08-21 セイコーエプソン株式会社 Electro-optical display device, electrophoretic display device, and electronic apparatus
JP5609878B2 (en) * 2009-09-07 2014-10-22 凸版印刷株式会社 Organic EL display device, color filter substrate, and organic EL display device manufacturing method
KR101084176B1 (en) * 2009-11-26 2011-11-17 삼성모바일디스플레이주식회사 Organic light emitting display
KR101074809B1 (en) * 2009-12-22 2011-10-19 삼성모바일디스플레이주식회사 Organic light emitting display apparatus
KR101084191B1 (en) * 2010-02-16 2011-11-17 삼성모바일디스플레이주식회사 Organic light emitting diode display apparatus and method of manufacturing the same
WO2012007996A1 (en) * 2010-07-15 2012-01-19 パナソニック株式会社 Organic electroluminescence display panel, organic electroluminescence display device, and method of manufacturing same
KR101650518B1 (en) * 2010-09-13 2016-08-23 에피스타 코포레이션 Light-emitting structure
KR20130073012A (en) * 2010-10-15 2013-07-02 파나소닉 주식회사 Organic electroluminescent panel, method of manufacturing the same and organic electroluminescent display device
JP5935238B2 (en) * 2011-04-20 2016-06-15 Nltテクノロジー株式会社 Image display device and terminal device including the same
KR20130007006A (en) * 2011-06-28 2013-01-18 삼성디스플레이 주식회사 Organic light emitting display device and method of manufacturing an organic light emitting display device
CN103620805B (en) * 2011-07-15 2016-03-30 株式会社日本有机雷特显示器 Organic illuminating element
JP5927476B2 (en) * 2011-10-03 2016-06-01 株式会社Joled Display device and electronic device
WO2013069233A1 (en) * 2011-11-07 2013-05-16 パナソニック株式会社 Organic el display panel and organic el display device
US8648337B2 (en) * 2012-04-03 2014-02-11 Au Optronics Corporation Active matrix organic light-emitting diode
TWI469194B (en) * 2012-05-16 2015-01-11 Au Optronics Corp Pixel structure of organic electroluminescence device
JP6013067B2 (en) * 2012-07-26 2016-10-25 株式会社ジャパンディスプレイ Display device and manufacturing method thereof
TWI610112B (en) * 2012-09-17 2018-01-01 友達光電股份有限公司 Display panel and method of making the same
JP2014119705A (en) * 2012-12-19 2014-06-30 Sony Corp Moisture-proof structure and display device
JP6314451B2 (en) * 2012-12-27 2018-04-25 大日本印刷株式会社 Color filter forming substrate and organic EL display device
JP2014137489A (en) * 2013-01-17 2014-07-28 Dainippon Printing Co Ltd Display panel
KR102021027B1 (en) * 2013-02-28 2019-09-16 삼성디스플레이 주식회사 Organic luminescence emitting display device
US9252392B2 (en) * 2013-03-14 2016-02-02 Applied Materials, Inc. Thin film encapsulation-thin ultra high barrier layer for OLED application
KR102028680B1 (en) * 2013-03-20 2019-11-05 삼성디스플레이 주식회사 Organic light emitting diode display
KR102055683B1 (en) * 2013-03-29 2019-12-16 삼성디스플레이 주식회사 Organic light emitting display apparatus
KR20140133053A (en) * 2013-05-09 2014-11-19 삼성디스플레이 주식회사 Organic light emitting diode display
TWI515890B (en) * 2013-06-03 2016-01-01 友達光電股份有限公司 Organic light emitting diode display panel and manufacture method thereof
KR102122380B1 (en) * 2013-07-10 2020-06-15 삼성디스플레이 주식회사 Organic light emitting display device
KR102148935B1 (en) * 2013-11-21 2020-08-31 삼성디스플레이 주식회사 Organic light emitting diode display device and method of manufacturing the same
US9431463B2 (en) * 2014-04-30 2016-08-30 Lg Display Co., Ltd. Display apparatus
CN104021735B (en) * 2014-05-23 2016-08-17 京东方科技集团股份有限公司 A kind of quantum dot light emitting display screen and preparation method thereof
JP2016004053A (en) * 2014-06-13 2016-01-12 株式会社ジャパンディスプレイ Display device
KR20150145525A (en) * 2014-06-20 2015-12-30 엘지디스플레이 주식회사 Organic light emitting display device
CN104157671B (en) * 2014-06-25 2018-02-23 京东方科技集团股份有限公司 A kind of electroluminescence display panel, its preparation method and display device
KR102205700B1 (en) * 2014-07-16 2021-01-21 삼성전자주식회사 Organic electro-luminescent display and method of fabricating the same
KR102246294B1 (en) * 2014-08-04 2021-04-30 삼성디스플레이 주식회사 organic light emitting display apparatus and manufacturing method thereof
KR102151475B1 (en) * 2014-09-04 2020-09-04 엘지디스플레이 주식회사 Organic light emitting display panel and method for fabricating the same
KR102201827B1 (en) * 2014-09-16 2021-01-13 엘지디스플레이 주식회사 Organic light emitting display device, organic light emitting display panel and method for fabricating the same
KR101640803B1 (en) * 2014-09-26 2016-07-20 엘지디스플레이 주식회사 Organic Light Emitting Diode Display Device and Method of Fabricating the Same
TWI572025B (en) * 2015-01-15 2017-02-21 財團法人工業技術研究院 Semiconductor light-emitting device and fabricating method thereof
CN104882468B (en) * 2015-06-09 2017-12-15 京东方科技集团股份有限公司 Organic electroluminescent display substrate and preparation method thereof, display device
KR102418009B1 (en) * 2015-06-25 2022-07-05 엘지디스플레이 주식회사 Organic light emitting display device
KR102489836B1 (en) * 2015-06-30 2023-01-18 엘지디스플레이 주식회사 Organic light emitting display device
TW201703248A (en) * 2015-07-06 2017-01-16 友達光電股份有限公司 Pixel structure and manufacturing method thereof
CN105118928B (en) * 2015-07-29 2018-02-09 京东方科技集团股份有限公司 Color membrane substrates, its preparation method, OLED display panel and display device
KR101808715B1 (en) * 2015-09-23 2017-12-14 엘지디스플레이 주식회사 Organic light emitting display device
WO2017064593A1 (en) * 2015-10-12 2017-04-20 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method thereof
KR102528294B1 (en) * 2015-11-12 2023-05-04 삼성디스플레이 주식회사 Organic light emitting display and manufacturing method thereof
KR101739771B1 (en) * 2015-11-30 2017-05-26 엘지디스플레이 주식회사 Organic light emitting display device and method for manufacturing the same
CN105449111B (en) * 2016-01-08 2018-03-20 京东方科技集团股份有限公司 Light emitting diode with quantum dots substrate with binder course and preparation method thereof
KR102466191B1 (en) * 2016-01-15 2022-11-11 삼성디스플레이 주식회사 Method of manufacturing light emitting display device
KR102628849B1 (en) * 2016-03-24 2024-01-25 삼성디스플레이 주식회사 Organic light-emitting display apparatus
CN105870346B (en) * 2016-04-15 2018-07-03 深圳市华星光电技术有限公司 The manufacturing method and LED display of LED display
JP2018006212A (en) * 2016-07-05 2018-01-11 株式会社ジャパンディスプレイ Display device
KR102603593B1 (en) * 2016-07-29 2023-11-20 엘지디스플레이 주식회사 Display device having a white light emitting layer
KR102518130B1 (en) * 2016-08-04 2023-04-06 삼성디스플레이 주식회사 Organic light emitting diode display
KR20180020091A (en) * 2016-08-17 2018-02-27 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Display device
CN106206970A (en) * 2016-08-31 2016-12-07 深圳市华星光电技术有限公司 A kind of luminescent panel and preparation method thereof
CN106338857B (en) * 2016-11-08 2019-06-14 深圳市华星光电技术有限公司 A kind of quantum dot liquid crystal display device
KR20180066556A (en) * 2016-12-09 2018-06-19 엘지디스플레이 주식회사 Organic light emitting display device and method of manufacturing the same
CN106601922B (en) * 2016-12-15 2020-05-26 Tcl科技集团股份有限公司 Quantum dot display panel and manufacturing method thereof
CN106601774B (en) * 2016-12-16 2020-05-12 深圳市Tcl高新技术开发有限公司 Printing type pixel bank structure and preparation method thereof
CN107329314A (en) * 2017-08-24 2017-11-07 深圳市华星光电半导体显示技术有限公司 Color membrane substrates and preparation method thereof, display panel and display
CN107402416B (en) * 2017-08-31 2020-10-30 深圳市华星光电技术有限公司 Quantum diffusion membrane and manufacturing method thereof
CN107731881A (en) * 2017-11-06 2018-02-23 武汉华星光电半导体显示技术有限公司 Flexible display panels and its manufacture method, flexible display apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI762136B (en) * 2020-12-31 2022-04-21 財團法人工業技術研究院 Display apparatus
TWI769817B (en) * 2021-05-17 2022-07-01 友達光電股份有限公司 Display device and manufacturing method thereof

Also Published As

Publication number Publication date
TWI680589B (en) 2019-12-21
TWI733078B (en) 2021-07-11
TW202002353A (en) 2020-01-01
TWI695527B (en) 2020-06-01
TWI694626B (en) 2020-05-21
TWI714115B (en) 2020-12-21
TW202002329A (en) 2020-01-01
TW202018386A (en) 2020-05-16
TW202001373A (en) 2020-01-01
TWI678802B (en) 2019-12-01
TW202002356A (en) 2020-01-01
TW202002277A (en) 2020-01-01
TWI710832B (en) 2020-11-21
TWI690753B (en) 2020-04-11
TWI683375B (en) 2020-01-21
TWI678009B (en) 2019-11-21
TW202001389A (en) 2020-01-01
TWI684815B (en) 2020-02-11
TW202002352A (en) 2020-01-01
TW202002096A (en) 2020-01-01
TWI683168B (en) 2020-01-21
TWI684810B (en) 2020-02-11
TW202002275A (en) 2020-01-01
TWI679765B (en) 2019-12-11
TW202001385A (en) 2020-01-01
TWI679792B (en) 2019-12-11
TWI685702B (en) 2020-02-21
TW202002351A (en) 2020-01-01
TW202001374A (en) 2020-01-01
TWI679789B (en) 2019-12-11
TW202002276A (en) 2020-01-01
TW202002354A (en) 2020-01-01
TWI696870B (en) 2020-06-21
TW202001386A (en) 2020-01-01
TW202001363A (en) 2020-01-01

Similar Documents

Publication Publication Date Title
TWI714115B (en) Display panel
US9425426B2 (en) Organic light emitting diode display having auxiliary electrode
US8093585B2 (en) Organic electro-luminescent display apparatus
TWI500144B (en) Organic light emitting display device and method of manufacturing the same
US9620579B2 (en) Organic light-emitting display apparatus and method of manufacturing the same
WO2022042059A1 (en) Oled display panel and preparation method therefor, and display apparatus
KR101677264B1 (en) Organic light emitting diode display and manufacturing method thereof
US20190027502A1 (en) Display substrate comprising interconnected first and second wirings and display device including the same
US8946008B2 (en) Organic light emitting diode display, thin film transitor array panel, and method of manufacturing the same
US20180269428A1 (en) Organic electroluminescence device, illumination device, and display device
US20140175396A1 (en) Thin film transistor substrate, organic light-emitting apparatus including the same, method of manufacturing the thin film transistor substrate, and method of manufacturing the organic light-emitting apparatus
US9146418B2 (en) Display device
CN110071162B (en) Display panel
US20130193456A1 (en) Organic light emitting diode display
US9899455B2 (en) Organic light emitting diode display
JP6373382B2 (en) Method for manufacturing anode connection structure of organic light emitting diode
CN110265446B (en) Display panel
US10224511B2 (en) Organic light emitting display device
CN108269946B (en) Light emitting element
KR20150047035A (en) Organic light emitting display device and method of fabricating the same
TWI675472B (en) Organic light emitting device and fabricating method thereof
WO2022155801A1 (en) Display substrate and manufacturing method therefor, and display device
KR101084263B1 (en) Organic light emitting diode display