TW201336041A - 用於電子元件之三維封裝之方法 - Google Patents

用於電子元件之三維封裝之方法 Download PDF

Info

Publication number
TW201336041A
TW201336041A TW102104600A TW102104600A TW201336041A TW 201336041 A TW201336041 A TW 201336041A TW 102104600 A TW102104600 A TW 102104600A TW 102104600 A TW102104600 A TW 102104600A TW 201336041 A TW201336041 A TW 201336041A
Authority
TW
Taiwan
Prior art keywords
sheet
thickness
temporary carrier
hole
forming
Prior art date
Application number
TW102104600A
Other languages
English (en)
Chinese (zh)
Inventor
文卡特森 穆拉里
亞范德 沙里
哥波 帕布
Original Assignee
Gtat公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gtat公司 filed Critical Gtat公司
Publication of TW201336041A publication Critical patent/TW201336041A/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/095—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers of vias therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/69—Insulating materials thereof
    • H10W70/698—Semiconductor materials that are electrically insulating, e.g. undoped silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7424—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self-supporting substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
TW102104600A 2012-02-08 2013-02-06 用於電子元件之三維封裝之方法 TW201336041A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201261596696P 2012-02-08 2012-02-08
US13/490,460 US8629061B2 (en) 2012-02-08 2012-06-07 Method for three-dimensional packaging of electronic devices

Publications (1)

Publication Number Publication Date
TW201336041A true TW201336041A (zh) 2013-09-01

Family

ID=48903255

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102104600A TW201336041A (zh) 2012-02-08 2013-02-06 用於電子元件之三維封裝之方法

Country Status (6)

Country Link
US (1) US8629061B2 (https=)
EP (1) EP2812918A4 (https=)
JP (1) JP2015508234A (https=)
KR (1) KR20140123575A (https=)
TW (1) TW201336041A (https=)
WO (1) WO2013119514A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI594380B (zh) * 2015-05-21 2017-08-01 穩懋半導體股份有限公司 封裝結構及三維封裝結構

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9576868B2 (en) * 2012-07-30 2017-02-21 General Electric Company Semiconductor device and method for reduced bias temperature instability (BTI) in silicon carbide devices
US8916038B2 (en) * 2013-03-13 2014-12-23 Gtat Corporation Free-standing metallic article for semiconductors
US8936709B2 (en) 2013-03-13 2015-01-20 Gtat Corporation Adaptable free-standing metallic article for semiconductors
WO2019185846A1 (en) * 2018-03-29 2019-10-03 Koninklijke Philips N.V. X-ray radiation detector with a porous silicon interposer
CN116918065A (zh) * 2021-03-01 2023-10-20 特斯拉公司 晶圆对准结构

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5236862A (en) 1992-12-03 1993-08-17 Motorola, Inc. Method of forming oxide isolation
US6544862B1 (en) 2000-01-14 2003-04-08 Silicon Genesis Corporation Particle distribution method and resulting structure for a layer transfer process
JP3904484B2 (ja) * 2002-06-19 2007-04-11 新光電気工業株式会社 シリコン基板のスルーホールプラギング方法
JP2006351935A (ja) * 2005-06-17 2006-12-28 Shinko Electric Ind Co Ltd 半導体チップ実装基板及びそれを用いた半導体装置
US7713835B2 (en) 2006-10-06 2010-05-11 Brewer Science Inc. Thermally decomposable spin-on bonding compositions for temporary wafer bonding
US20080284037A1 (en) * 2007-05-15 2008-11-20 Andry Paul S Apparatus and Methods for Constructing Semiconductor Chip Packages with Silicon Space Transformer Carriers
US7825517B2 (en) 2007-07-16 2010-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method for packaging semiconductor dies having through-silicon vias
US8143511B2 (en) 2007-09-13 2012-03-27 Silicon China (Hk) Limited Texture process and structure for manufacture of composite photovoltaic device substrates
US8338209B2 (en) 2008-08-10 2012-12-25 Twin Creeks Technologies, Inc. Photovoltaic cell comprising a thin lamina having a rear junction and method of making
US8097525B2 (en) 2008-08-29 2012-01-17 International Business Machines Corporation Vertical through-silicon via for a semiconductor structure
GB0817831D0 (en) 2008-09-30 2008-11-05 Cambridge Silicon Radio Ltd Improved packaging technology
US8049327B2 (en) 2009-01-05 2011-11-01 Taiwan Semiconductor Manufacturing Company, Ltd. Through-silicon via with scalloped sidewalls
US7964431B2 (en) 2009-03-19 2011-06-21 Twin Creeks Technologies, Inc. Method to make electrical contact to a bonded face of a photovoltaic cell
US8395191B2 (en) * 2009-10-12 2013-03-12 Monolithic 3D Inc. Semiconductor device and structure
KR101604607B1 (ko) 2009-10-26 2016-03-18 삼성전자주식회사 반도체 장치 및 반도체 장치의 제조 방법
US9099526B2 (en) 2010-02-16 2015-08-04 Monolithic 3D Inc. Integrated circuit device and structure
US9167694B2 (en) 2010-11-02 2015-10-20 Georgia Tech Research Corporation Ultra-thin interposer assemblies with through vias

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI594380B (zh) * 2015-05-21 2017-08-01 穩懋半導體股份有限公司 封裝結構及三維封裝結構
US10037945B2 (en) 2015-05-21 2018-07-31 Win Semiconductors Corp. Package structure and three dimensional package structure

Also Published As

Publication number Publication date
JP2015508234A (ja) 2015-03-16
EP2812918A1 (en) 2014-12-17
KR20140123575A (ko) 2014-10-22
US20130203251A1 (en) 2013-08-08
EP2812918A4 (en) 2015-09-30
WO2013119514A1 (en) 2013-08-15
US8629061B2 (en) 2014-01-14

Similar Documents

Publication Publication Date Title
US10553562B2 (en) Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods
JP2024515032A (ja) 担体の直接接合及び剥離
CN116391252A (zh) 具有互连结构的键合结构
KR101145074B1 (ko) 반도체 기판의 제조 방법 및 이를 이용한 반도체 장치의 제조 방법
TWI445101B (zh) 暫時性半導體結構接合方法及相關經接合的半導體結構
US20120315710A1 (en) Method for producing reconstituted wafers and method for producing semiconductor devices
JP2001015683A (ja) 極薄基板の転写方法及び該方法を用いた多層薄膜デバイスの製造方法
TW201336041A (zh) 用於電子元件之三維封裝之方法
CN103828036B (zh) 在3d集成处理中转移材料层的方法以及相关结构和装置
CN102208438B (zh) 近乎无衬底的复合功率半导体器件及其方法
CN102738025B (zh) 形成键合半导体结构的方法和用该方法形成的半导体结构
CN103165625A (zh) 用于制造半导体器件的复合晶圆
US20120061794A1 (en) Methods of forming through wafer interconnects in semiconductor structures using sacrificial material, and semiconductor structures formed by such methods
CN105431935A (zh) 利用金属层制造暂时结合的半导体结构的方法
CN111689460B (zh) 一种微系统模组中硅空腔下tsv地互联孔结构的制作方法
CN102326230A (zh) 形成集成电路的方法及所得结构
CN102742004B (zh) 键合半导体结构及其形成方法
FR2973938A1 (fr) Procédés de formation de structures semi-conductrices collées, et structures semi-conductrices formées par ces procédés
JP2013537363A (ja) 犠牲材料を使用して半導体構造体中にウェーハ貫通相互接続部を形成する方法、及びかかる方法により形成される半導体構造体
TW202205522A (zh) 用於製作堆疊結構之方法
TW201234553A (en) Integrated circuit device and method of forming the same
US20150348817A1 (en) Method of producing a removable wafer connection and carrier for wafer support
US7378331B2 (en) Methods of vertically stacking wafers using porous silicon
WO2014030040A1 (en) Methods of forming semiconductor structures and devices including graphene, and related structures and devices
CN118737958A (zh) 半导体器件及其制作方法