TW200707549A - Manufacturing method of semiconductor device - Google Patents

Manufacturing method of semiconductor device

Info

Publication number
TW200707549A
TW200707549A TW095116522A TW95116522A TW200707549A TW 200707549 A TW200707549 A TW 200707549A TW 095116522 A TW095116522 A TW 095116522A TW 95116522 A TW95116522 A TW 95116522A TW 200707549 A TW200707549 A TW 200707549A
Authority
TW
Taiwan
Prior art keywords
isolation
silicon nitride
nitride film
oxide film
resist
Prior art date
Application number
TW095116522A
Other languages
English (en)
Inventor
Takashi Ipposhi
Katsuyuki Horita
Shigeto Maegawa
Original Assignee
Renesas Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Tech Corp filed Critical Renesas Tech Corp
Publication of TW200707549A publication Critical patent/TW200707549A/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76283—Lateral isolation by refilling of trenches with dielectric material

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Element Separation (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
TW095116522A 2005-05-13 2006-05-10 Manufacturing method of semiconductor device TW200707549A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005140824A JP2006319164A (ja) 2005-05-13 2005-05-13 半導体装置の製造方法

Publications (1)

Publication Number Publication Date
TW200707549A true TW200707549A (en) 2007-02-16

Family

ID=37390171

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095116522A TW200707549A (en) 2005-05-13 2006-05-10 Manufacturing method of semiconductor device

Country Status (5)

Country Link
US (1) US7553741B2 (zh)
JP (1) JP2006319164A (zh)
KR (1) KR20060117206A (zh)
CN (1) CN1862791A (zh)
TW (1) TW200707549A (zh)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100734670B1 (ko) * 2005-12-26 2007-07-02 동부일렉트로닉스 주식회사 반도체 소자의 제조 방법
US20090004868A1 (en) * 2007-06-29 2009-01-01 Doyle Brian S Amorphous silicon oxidation patterning
US7939865B2 (en) * 2009-01-22 2011-05-10 Honeywell International Inc. Metal semiconductor field effect transistor (MESFET) silicon-on-insulator structure having partial trench spacers
FR2942568B1 (fr) * 2009-02-24 2011-08-05 Soitec Silicon On Insulator Procede de fabrication de composants.
US8680617B2 (en) * 2009-10-06 2014-03-25 International Business Machines Corporation Split level shallow trench isolation for area efficient body contacts in SOI MOSFETS
CN102063233B (zh) * 2010-12-10 2012-09-05 汕头超声显示器有限公司 电容触摸屏的边缘处理方法
CN102201359B (zh) * 2011-05-27 2015-04-01 上海华虹宏力半导体制造有限公司 双沟槽隔离结构的形成方法
CN102254854B (zh) * 2011-08-01 2016-06-01 上海华虹宏力半导体制造有限公司 双沟槽隔离结构的形成方法
CN104669069B (zh) * 2013-12-03 2017-04-26 汕头超声显示器（二厂）有限公司 一种ogs电容触摸屏的边缘抛光方法
CN110854073B (zh) * 2019-11-26 2022-05-27 上海华力集成电路制造有限公司 栅极的制造方法
CN113471224B (zh) * 2021-09-01 2021-11-16 绍兴中芯集成电路制造股份有限公司 一种soi结构及制造方法、mems器件及制造方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3178416B2 (ja) * 1998-05-22 2001-06-18 日本電気株式会社 半導体装置の製造方法
JP2000031489A (ja) * 1998-07-08 2000-01-28 Mitsubishi Electric Corp 半導体装置の製造方法
JP4540146B2 (ja) * 1998-12-24 2010-09-08 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US6521959B2 (en) * 1999-10-25 2003-02-18 Samsung Electronics Co., Ltd. SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same
KR100343288B1 (ko) * 1999-10-25 2002-07-15 윤종용 에스오아이 모스 트랜지스터의 플로팅 바디 효과를제거하기 위한 에스오아이 반도체 집적회로 및 그 제조방법
JP2001230315A (ja) * 2000-02-17 2001-08-24 Mitsubishi Electric Corp 半導体装置およびその製造方法
JP4139105B2 (ja) * 2001-12-20 2008-08-27 株式会社ルネサステクノロジ 半導体装置の製造方法
JP2003243662A (ja) * 2002-02-14 2003-08-29 Mitsubishi Electric Corp 半導体装置およびその製造方法、半導体ウェハ
JP2005150403A (ja) * 2003-11-14 2005-06-09 Fujitsu Ltd 半導体装置の製造方法

Also Published As

Publication number Publication date
US7553741B2 (en) 2009-06-30
JP2006319164A (ja) 2006-11-24
US20060270121A1 (en) 2006-11-30
KR20060117206A (ko) 2006-11-16
CN1862791A (zh) 2006-11-15

Similar Documents

Publication Publication Date Title
TW200707549A (en) Manufacturing method of semiconductor device
US8232179B2 (en) Method to improve wet etch budget in FEOL integration
DE602004012323D1 (de) Katheterspitze
TW200709334A (en) Method of fabricating an electronic device and the device so frabricated
TW200603216A (en) Semiconductor substrate, semiconductor device, and manufacturing methods for them
WO2008042732A3 (en) Recessed sti for wide transistors
TW200731348A (en) Method of forming micro pattern in semiconductor device
TW200710946A (en) Method for manufacturing semiconductor apparatus and the semiconductor apparatus
JP2008041901A (ja) 半導体装置及びその製造方法
TW200634897A (en) Method for fabricating semiconductor device
KR20100106127A (ko) 반도체 소자의 제조 방법
TW200633006A (en) Methods for forming isolation films
JP3990625B2 (ja) シャロートレンチアイソレーション方法
US8227318B2 (en) Integration of multiple gate oxides with shallow trench isolation methods to minimize divot formation
US8987070B2 (en) SOI device with embedded liner in box layer to limit STI recess
TW200633124A (en) Trench isolation method for semiconductor devices
KR102076390B1 (ko) 개선된 이중 트렌치 구조물
US8859388B2 (en) Sealed shallow trench isolation region
US20150214097A1 (en) Method for manufacturing shallow trench isolation
US20150295030A1 (en) Insulating trench forming method
US8716102B2 (en) Methods of forming isolation structures for semiconductor devices by performing a dry chemical removal process
TWI732256B (zh) 半導體結構及其製造方法
CN103295889A (zh) 在鳍形有源区上制备高k金属栅的方法
JP2014135353A (ja) 半導体装置の製造方法
US9875909B1 (en) Method for planarizing material layer