TW200509241A - Method for fabricating semiconductor device - Google Patents

Method for fabricating semiconductor device

Info

Publication number
TW200509241A
TW200509241A TW093124569A TW93124569A TW200509241A TW 200509241 A TW200509241 A TW 200509241A TW 093124569 A TW093124569 A TW 093124569A TW 93124569 A TW93124569 A TW 93124569A TW 200509241 A TW200509241 A TW 200509241A
Authority
TW
Taiwan
Prior art keywords
bridge
copper
wirings
semiconductor device
copper wiring
Prior art date
Application number
TW093124569A
Other languages
English (en)
Inventor
Hideki Otsuka
Tsuyoshi Miyata
Muneyuki Matsumoto
Hiroshi Kawano
Original Assignee
Matsushita Electric Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Ind Co Ltd filed Critical Matsushita Electric Ind Co Ltd
Publication of TW200509241A publication Critical patent/TW200509241A/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02057—Cleaning during device manufacture
    • H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • H01L21/02074—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a planarization of conductive layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/32115—Planarisation
    • H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684—Smoothing; Planarisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
TW093124569A 2003-08-27 2004-08-16 Method for fabricating semiconductor device TW200509241A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003302590 2003-08-27

Publications (1)

Publication Number Publication Date
TW200509241A true TW200509241A (en) 2005-03-01

Family

ID=34213966

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093124569A TW200509241A (en) 2003-08-27 2004-08-16 Method for fabricating semiconductor device

Country Status (4)

Country Link
US (1) US6992006B2 (zh)
KR (1) KR20050022292A (zh)
CN (1) CN1591790A (zh)
TW (1) TW200509241A (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100640966B1 (ko) * 2004-12-30 2006-11-02 동부일렉트로닉스 주식회사 반도체 소자의 세정방법
KR100733262B1 (ko) * 2005-12-29 2007-06-27 동부일렉트로닉스 주식회사 반도체 소자의 도전 플러그 제조방법
DE102006035644A1 (de) * 2006-07-31 2008-02-14 Advanced Micro Devices, Inc., Sunnyvale Verfahren zum Reduzieren der Kontamination durch Vorsehen einer zu entfernenden Polymerschutzschicht während der Bearbeitung von Mikrostrukturen
CN101197268B (zh) * 2006-12-05 2010-06-09 中芯国际集成电路制造(上海)有限公司 化学机械研磨后残留物的去除方法
US8987092B2 (en) * 2008-04-28 2015-03-24 Spansion Llc Methods for fabricating memory cells having fin structures with semicircular top surfaces and rounded top corners and edges
KR100977975B1 (ko) * 2008-05-27 2010-08-24 주식회사 하이닉스반도체 반도체 소자의 제조방법
US20110045171A1 (en) * 2009-08-19 2011-02-24 International Business Machines Corporation Multi-Step Method to Selectively Deposit Ruthenium Layers of Arbitrary Thickness on Copper
CN104637863A (zh) * 2013-11-14 2015-05-20 盛美半导体设备（上海）有限公司 钨塞的形成方法
JP6874737B2 (ja) * 2018-05-21 2021-05-19 三菱電機株式会社 ＳｉＣ基板の製造方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4659793A (en) * 1986-03-03 1987-04-21 Alco Chemical Corporation Preparation of aqueous solutions of copolymers of dicarboxylic acids having a low dicarboxylic acid monomer content
JP3202508B2 (ja) 1994-11-29 2001-08-27 株式会社東芝 半導体ウェハの洗浄方法
JP3111979B2 (ja) * 1998-05-20 2000-11-27 日本電気株式会社 ウエハの洗浄方法
JP3003684B1 (ja) * 1998-09-07 2000-01-31 日本電気株式会社 基板洗浄方法および基板洗浄液
EP1091388A3 (en) * 1999-10-06 2005-09-21 Ebara Corporation Method and apparatus for cleaning a substrate
JP2002113431A (ja) * 2000-10-10 2002-04-16 Tokyo Electron Ltd 洗浄方法
JP4535629B2 (ja) * 2001-02-21 2010-09-01 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US6627546B2 (en) * 2001-06-29 2003-09-30 Ashland Inc. Process for removing contaminant from a surface and composition useful therefor
JP3667273B2 (ja) * 2001-11-02 2005-07-06 Ｎｅｃエレクトロニクス株式会社 洗浄方法および洗浄液
US7153197B2 (en) * 2002-05-07 2006-12-26 Taiwan Semiconductor Manufacturing Co., Ltd. Method for achieving uniform CU CMP polishing
DE10240114B4 (de) * 2002-08-30 2006-12-28 Advanced Micro Devices, Inc., Sunnyvale Verfahren zur Reduzierung eines Defektpegels nach dem chemisch mechanischen Polieren eines Kupfer enthaltenden Substrats durch Spülen des Substrats mit einer oxidierenden Lösung
US20050090104A1 (en) * 2003-10-27 2005-04-28 Kai Yang Slurry compositions for chemical mechanical polishing of copper and barrier films

Also Published As

Publication number Publication date
KR20050022292A (ko) 2005-03-07
CN1591790A (zh) 2005-03-09
US6992006B2 (en) 2006-01-31
US20050048777A1 (en) 2005-03-03

Similar Documents

Publication Publication Date Title
US11367652B2 (en) Microelectronic assembly from processed substrate
JP2787788B2 (ja) 残留物除去方法
ATE432974T1 (de) Verbessertes säuberungsalkali für die post-cmp reinigung
ATE545696T1 (de) Verbesserte alkali-chemie zur nach-cmp-reinigung
TW200509241A (en) Method for fabricating semiconductor device
US6312527B1 (en) Non-corrosive cleaning method for use in the manufacture of microelectronic device
EP1139406A3 (en) Chemical mechanical polishing process for low dishing of metal lines in semiconductor wafer fabrication
TW508681B (en) Cleaning method of semiconductor manufacture process for preventing metal corrosion
TW200522190A (en) Wet cleaning method to eliminate copper corrosion
TW200511425A (en) Micellar technology for post-etch residues
TW424002B (en) A cleaning method after finishing polishing process of Cu interconnection
JP5433927B2 (ja) 貼り合わせウェーハの製造方法
JP4351497B2 (ja) 半導体装置の製造方法、及び半導体製造装置
KR100906043B1 (ko) 반도체 소자의 세정 방법
TW200511496A (en) Interconnect process and method for removing silicide
Korzenski et al. Wafer reclaim
TW200827049A (en) Regeneration method for recycling thin film transistor substrate
TW469526B (en) Method of cleaning in dual damascene production process
JP3843112B2 (ja) 半導体装置の製造方法
US20020104550A1 (en) Solution for cleaning metallized microelectronic workpieces and methods of using same
JP2004063735A (ja) 半導体装置の製造方法および製造装置
KR20080114041A (ko) 반도체 소자의 제조방법
KR20050116739A (ko) 기판 상의 금속막 스트립 방법
KR20050079326A (ko) 반도체 소자의 세정방법
JPH04356927A (ja) 半導体装置の製造方法