SG99902A1 - On-line offset cancellation in flash a/d with interpolating comparator array - Google Patents

On-line offset cancellation in flash a/d with interpolating comparator array

Info

Publication number
SG99902A1
SG99902A1 SG200103111A SG200103111A SG99902A1 SG 99902 A1 SG99902 A1 SG 99902A1 SG 200103111 A SG200103111 A SG 200103111A SG 200103111 A SG200103111 A SG 200103111A SG 99902 A1 SG99902 A1 SG 99902A1
Authority
SG
Singapore
Prior art keywords
flash
offset cancellation
line offset
comparator array
interpolating
Prior art date
Application number
SG200103111A
Other languages
English (en)
Inventor
Feygin Gennady
A Martin David
Nagaraj Krishnasawamy
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of SG99902A1 publication Critical patent/SG99902A1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/34Analogue value compared with reference values
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10Calibration or testing
    • H03M1/1004Calibration or testing without interrupting normal operation, e.g. by providing an additional component for temporarily replacing components to be tested or calibrated
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10Calibration or testing
    • H03M1/1009Calibration
    • H03M1/1014Calibration at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error
    • H03M1/1023Offset correction
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/20Increasing resolution using an n bit system to obtain n + m bits
    • H03M1/202Increasing resolution using an n bit system to obtain n + m bits by interpolation
    • H03M1/203Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit
    • H03M1/204Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit in which one or more virtual intermediate reference signals are generated between adjacent original reference signals, e.g. by connecting pre-amplifier outputs to multiple comparators
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/34Analogue value compared with reference values
    • H03M1/36Analogue value compared with reference values simultaneously only, i.e. parallel type
    • H03M1/361Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
    • H03M1/362Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
    • H03M1/365Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider the voltage divider being a single resistor string
SG200103111A 2000-05-25 2001-05-24 On-line offset cancellation in flash a/d with interpolating comparator array SG99902A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/578,283 US6420983B1 (en) 2000-05-25 2000-05-25 On-line offset cancellation in flash A/D with interpolating comparator array

Publications (1)

Publication Number Publication Date
SG99902A1 true SG99902A1 (en) 2003-11-27

Family

ID=24312186

Family Applications (1)

Application Number Title Priority Date Filing Date
SG200103111A SG99902A1 (en) 2000-05-25 2001-05-24 On-line offset cancellation in flash a/d with interpolating comparator array

Country Status (6)

Country Link
US (1) US6420983B1 (ko)
EP (1) EP1168629A3 (ko)
JP (1) JP2002033663A (ko)
KR (1) KR100714943B1 (ko)
SG (1) SG99902A1 (ko)
TW (1) TW546924B (ko)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2370172B (en) * 2000-12-13 2002-12-04 Infrared Integrated Syst Ltd Dynamic offset correction in detector arrays
TW564598B (en) * 2001-07-13 2003-12-01 Via Tech Inc Data converter using active interpolation in background auto-zeroing
US6919831B1 (en) * 2004-04-28 2005-07-19 Madhavi V. Tagare Circuit, apparatus, and method for converting analog signals into digital signals
JP4609198B2 (ja) * 2005-06-23 2011-01-12 ソニー株式会社 フォールディング回路およびアナログ−デジタル変換器
US7372382B2 (en) * 2005-06-27 2008-05-13 Intel Corporation Voltage regulation using digital voltage control
JP4917864B2 (ja) * 2006-11-06 2012-04-18 株式会社リコー Ad変換器およびその調整方法
JP4879774B2 (ja) * 2007-02-20 2012-02-22 ルネサスエレクトロニクス株式会社 アナログ・デジタル変換器
JP4819941B2 (ja) * 2007-02-22 2011-11-24 富士通株式会社 アナログ信号処理装置
JP4962282B2 (ja) * 2007-11-20 2012-06-27 富士通株式会社 半導体装置
US7511652B1 (en) 2007-12-31 2009-03-31 Industrial Technology Research Institute Comparison device and analog-to-digital converter
JP4469902B2 (ja) * 2008-03-04 2010-06-02 富士通株式会社 半導体装置及びその制御方法
US7710298B2 (en) * 2008-07-01 2010-05-04 Infineon Technologies Ag Integrated circuit with auto-zeroing comparator stages that provide a continuous-time signal
JP5233604B2 (ja) 2008-11-13 2013-07-10 富士通株式会社 半導体装置
JP5376151B2 (ja) * 2009-08-26 2013-12-25 日本電気株式会社 A/d変換装置
JP5625857B2 (ja) 2010-06-10 2014-11-19 富士通株式会社 半導体集積回路、閾値設定方法、及び通信装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5194868A (en) * 1991-04-13 1993-03-16 Samsung Electronics Co., Ltd. Dual slope integrating a/c converter
US5815106A (en) * 1996-10-09 1998-09-29 International Business Machines Corporation Split flash analog to digital converter differential driver
US5990814A (en) * 1997-09-05 1999-11-23 Cirrus Logic, Inc. Method and circuit for calibration of flash analog to digital converters

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5194867A (en) * 1991-05-06 1993-03-16 Harris Corporation Flash analog-to-digital converter employing least significant bit-representative comparative reference voltage
JPH05347561A (ja) * 1992-03-11 1993-12-27 Mitsubishi Electric Corp A/d変換器
US5459465A (en) * 1993-10-21 1995-10-17 Comlinear Corporation Sub-ranging analog-to-digital converter
US5696508A (en) * 1995-02-24 1997-12-09 Lucent Technologies Inc. Comparator-offset compensating converter
US5760729A (en) * 1995-05-01 1998-06-02 Thomson Consumer Electronics, Inc. Flash analog-to-digital converter comparator reference arrangement
US6218975B1 (en) * 1997-09-02 2001-04-17 Fujitsu Limited Interleaved auto-zero analog-to-digital converter with switching noise compensation

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5194868A (en) * 1991-04-13 1993-03-16 Samsung Electronics Co., Ltd. Dual slope integrating a/c converter
US5815106A (en) * 1996-10-09 1998-09-29 International Business Machines Corporation Split flash analog to digital converter differential driver
US5990814A (en) * 1997-09-05 1999-11-23 Cirrus Logic, Inc. Method and circuit for calibration of flash analog to digital converters

Also Published As

Publication number Publication date
TW546924B (en) 2003-08-11
EP1168629A2 (en) 2002-01-02
KR100714943B1 (ko) 2007-05-07
US6420983B1 (en) 2002-07-16
KR20010107769A (ko) 2001-12-07
EP1168629A3 (en) 2004-06-30
JP2002033663A (ja) 2002-01-31

Similar Documents

Publication Publication Date Title
GB2342995B (en) Improvements in pulse-echo measurement systems
SG99902A1 (en) On-line offset cancellation in flash a/d with interpolating comparator array
EP1291747A4 (en) POSITIONING SERVO CONTROL
GB2362468B (en) Quantity gauging
DE59912710D1 (de) Schiebehimmel in einem Fahrzeug
GB2356597B (en) A workbench
EP1272108A4 (en) HAND CAMERA WITH TOMOGRAPHIC POSSIBILITY
HK1041309A1 (en) Dryer with brush
PL354756A1 (en) Durable metallic materials
GB0002897D0 (en) Marine structure
GB2350344B (en) A processing line
GB2356705B (en) Measuring ruler
GB2378922B (en) Arrangement at a buoy
GB0015202D0 (en) Boat
GB9909315D0 (en) Large scale total internal reflection
GB0011595D0 (en) Magnetoresistive element
GB9901846D0 (en) Improvements in sensing surfaces
GB9922533D0 (en) A transporter
AU142962S (en) A boat
AU142151S (en) A buoy
TW392594U (en) Improved ruler structure
TW419002U (en) Pivotal connection
GB0026942D0 (en) Cell line
GB0019704D0 (en) Cell line
CA89455S (en) Manifold