SG11202011945RA - Method for manufacturing bonded soi wafer and bonded soi wafer - Google Patents

Method for manufacturing bonded soi wafer and bonded soi wafer

Info

Publication number
SG11202011945RA
SG11202011945RA SG11202011945RA SG11202011945RA SG11202011945RA SG 11202011945R A SG11202011945R A SG 11202011945RA SG 11202011945R A SG11202011945R A SG 11202011945RA SG 11202011945R A SG11202011945R A SG 11202011945RA SG 11202011945R A SG11202011945R A SG 11202011945RA
Authority
SG
Singapore
Prior art keywords
soi wafer
bonded soi
manufacturing
bonded
wafer
Prior art date
Application number
SG11202011945RA
Other languages
English (en)
Inventor
Toshikazu Imai
Kazuhiko Yoshida
Miho NIITANI
Taishi Wakabayashi
Osamu Ishikawa
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Publication of SG11202011945RA publication Critical patent/SG11202011945RA/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02595—Microstructure polycrystalline
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3226—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering of silicon on insulator
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02488—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
SG11202011945RA 2018-06-14 2019-05-14 Method for manufacturing bonded soi wafer and bonded soi wafer SG11202011945RA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2018114001A JP6827442B2 (ja) 2018-06-14 2018-06-14 貼り合わせｓｏｉウェーハの製造方法及び貼り合わせｓｏｉウェーハ
PCT/JP2019/019017 WO2019239763A1 (fr) 2018-06-14 2019-05-14 Tranche soi liée et son procédé de fabrication

Publications (1)

Publication Number Publication Date
SG11202011945RA true SG11202011945RA (en) 2021-01-28

Family

ID=68843208

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11202011945RA SG11202011945RA (en) 2018-06-14 2019-05-14 Method for manufacturing bonded soi wafer and bonded soi wafer

Country Status (8)

Country Link
US (1) US11495488B2 (fr)
EP (1) EP3809448B1 (fr)
JP (1) JP6827442B2 (fr)
KR (1) KR20210020024A (fr)
CN (1) CN112262455A (fr)
SG (1) SG11202011945RA (fr)
TW (1) TWI804626B (fr)
WO (1) WO2019239763A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021190660A (ja) * 2020-06-04 2021-12-13 株式会社Sumco 貼り合わせウェーハ用の支持基板

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0246756A (ja) * 1988-08-08 1990-02-16 Mitsubishi Electric Corp 半導体容量素子の製造方法
US5229305A (en) * 1992-02-03 1993-07-20 Motorola, Inc. Method for making intrinsic gettering sites in bonded substrates
JPH06232390A (ja) * 1993-01-29 1994-08-19 Nippon Steel Corp 半導体装置のポリサイド配線の製造方法
JPH08186167A (ja) * 1994-12-27 1996-07-16 Mitsubishi Materials Shilicon Corp 張り合わせ誘電体分離ウェーハの製造方法
US8299537B2 (en) 2009-02-11 2012-10-30 International Business Machines Corporation Semiconductor-on-insulator substrate and structure including multiple order radio frequency harmonic supressing region
US8786051B2 (en) * 2012-02-21 2014-07-22 International Business Machines Corporation Transistor having a monocrystalline center section and a polycrystalline outer section, and narrow in-substrate collector region for reduced base-collector junction capacitance
FR3019373A1 (fr) 2014-03-31 2015-10-02 St Microelectronics Sa Procede de fabrication d'une plaque de semi-conducteur adaptee pour la fabrication d'un substrat soi et plaque de substrat ainsi obtenue
JP6118757B2 (ja) * 2014-04-24 2017-04-19 信越半導体株式会社 貼り合わせｓｏｉウェーハの製造方法
JP6100200B2 (ja) * 2014-04-24 2017-03-22 信越半導体株式会社 貼り合わせｓｏｉウェーハの製造方法
JP6156252B2 (ja) * 2014-05-16 2017-07-05 株式会社豊田自動織機 半導体基板の製造方法および半導体基板
JP2015228432A (ja) * 2014-06-02 2015-12-17 信越半導体株式会社 Ｓｏｉウェーハの製造方法及び貼り合わせｓｏｉウェーハ
WO2016081313A1 (fr) 2014-11-18 2016-05-26 Sunedison Semiconductor Limited Procédé de fabrication de plaquettes de semi-conducteur sur isolant à haute résistivité comprenant couches de piégeage de charges
JP2016143820A (ja) 2015-02-04 2016-08-08 信越半導体株式会社 貼り合わせ半導体ウェーハ及びその製造方法
US10283402B2 (en) 2015-03-03 2019-05-07 Globalwafers Co., Ltd. Method of depositing charge trapping polycrystalline silicon films on silicon substrates with controllable film stress
JP6353814B2 (ja) * 2015-06-09 2018-07-04 信越半導体株式会社 貼り合わせｓｏｉウェーハの製造方法
JP6443394B2 (ja) * 2016-06-06 2018-12-26 信越半導体株式会社 貼り合わせｓｏｉウェーハの製造方法

Also Published As

Publication number Publication date
EP3809448A1 (fr) 2021-04-21
EP3809448A4 (fr) 2022-03-02
TW202001988A (zh) 2020-01-01
WO2019239763A1 (fr) 2019-12-19
CN112262455A (zh) 2021-01-22
TWI804626B (zh) 2023-06-11
EP3809448B1 (fr) 2023-03-01
US20210249301A1 (en) 2021-08-12
JP2019216222A (ja) 2019-12-19
US11495488B2 (en) 2022-11-08
KR20210020024A (ko) 2021-02-23
JP6827442B2 (ja) 2021-02-10

Similar Documents

Publication Publication Date Title
EP3136420A4 (fr) Tranche de silicium sur isolant (soi) liée et procédé de fabrication de tranche soi liée
EP3136421A4 (fr) Procédé de fabrication de tranche collée silicium sur isolant
EP3358600A4 (fr) Procédé de fabrication de tranche soi collée
EP3828318A4 (fr) Tranche de sic et procédé de fabrication de tranche de sic
EP3309819A4 (fr) Procédé de fabrication de tranche de silicium sur isolant liée
EP3557607A4 (fr) Procédé de fabrication de plaquette soi
SG11201606965QA (en) Method for manufacturing bonded soi wafer
EP3832733A4 (fr) Dispositif à semi-conducteurs et son procédé de fabrication
EP3766636A4 (fr) Dispositif de polissage et procédé de fabrication
EP3723116A4 (fr) Dispositif à semi-conducteur ayant une couche de liaison hautement stable et procédé de fabrication pour dispositif
EP3886178A4 (fr) Dispositif à semiconducteur et procédé de fabrication de dispositif à semiconducteur
EP3848957A4 (fr) Procédé de fabrication de semi-conducteur et dispositif de fabrication de semi-conducteur
EP3787011A4 (fr) Procédé de fabrication de dispositif à semi-conducteur
EP3745449A4 (fr) Dispositif à semi-conducteur et procédé de fabrication de dispositif à semi-conducteur
EP3522202A4 (fr) Procédé de fabrication de galette de soi liée
EP3624180A4 (fr) Dispositif à semi-conducteur et son procédé de fabrication
EP3862125A4 (fr) Structure assemblée et procédé de fabrication de structure assemblée
EP3862123A4 (fr) Structure assemblée et procédé de fabrication d'une structure assemblée
SG11202011945RA (en) Method for manufacturing bonded soi wafer and bonded soi wafer
EP3595082B8 (fr) Dispositif intégré et son procédé de fabrication
EP3742495A4 (fr) Dispositif à semi-conducteur et procédé de fabrication de dispositif à semi-conducteur
SG11202001755PA (en) Method for evaluating silicon wafer and method for manufacturing silicon wafer
SG11201909467PA (en) Method for manufacturing bonded wafer
EP3742473A4 (fr) Procédé de fabrication de tranche liée, et tranche liée
EP3703122A4 (fr) Procédé de fabrication de dispositif à semi-conducteur et dispositif à semi-conducteur