SE9701934D0 - Integrerad krets, komponenter däri, samt framställningsförfarande - Google Patents

Integrerad krets, komponenter däri, samt framställningsförfarande

Info

Publication number
SE9701934D0
SE9701934D0 SE9701934A SE9701934A SE9701934D0 SE 9701934 D0 SE9701934 D0 SE 9701934D0 SE 9701934 A SE9701934 A SE 9701934A SE 9701934 A SE9701934 A SE 9701934A SE 9701934 D0 SE9701934 D0 SE 9701934D0
Authority
SE
Sweden
Prior art keywords
trench
semiconductor structure
over
layer
depth
Prior art date
Application number
SE9701934A
Other languages
English (en)
Other versions
SE9701934L (sv
SE512813C2 (sv
Inventor
Hans Erik Norstroem
Sam-Hyo Hong
Bo Anders Lindgren
Torbjoern Larsson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9701934A priority Critical patent/SE512813C2/sv
Publication of SE9701934D0 publication Critical patent/SE9701934D0/sv
Priority to TW086109915A priority patent/TW344885B/zh
Priority to CA002291114A priority patent/CA2291114A1/en
Priority to CN98807562A priority patent/CN1265225A/zh
Priority to AU76804/98A priority patent/AU7680498A/en
Priority to PCT/SE1998/000929 priority patent/WO1998053489A2/en
Priority to KR10-1999-7010873A priority patent/KR100537419B1/ko
Priority to JP55029198A priority patent/JP2001525998A/ja
Priority to EP98924701A priority patent/EP0985225A2/en
Priority to US09/083,100 priority patent/US6251739B1/en
Publication of SE9701934L publication Critical patent/SE9701934L/sv
Priority to US09/224,711 priority patent/US6504232B2/en
Publication of SE512813C2 publication Critical patent/SE512813C2/sv
Priority to US09/853,632 priority patent/US6406972B2/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/082Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H01L21/2652Through-implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/763Polycrystalline semiconductor regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0821Collector regions of bipolar transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41708Emitter or collector electrodes for bipolar transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234Bipolar junction transistors [BJT]
    • H01L29/66272Silicon vertical transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Ceramic Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Element Separation (AREA)
SE9701934A 1997-05-23 1997-05-23 Förfarande för framställning av en integrerad krets innefattande en dislokationsfri kollektorplugg förbunden med en begravd kollektor i en halvledarkomponent, som är omgiven av en dislokationsfri trench samt integrerad krets framställd enligt förfarandet SE512813C2 (sv)

Priority Applications (12)

Application Number Priority Date Filing Date Title
SE9701934A SE512813C2 (sv) 1997-05-23 1997-05-23 Förfarande för framställning av en integrerad krets innefattande en dislokationsfri kollektorplugg förbunden med en begravd kollektor i en halvledarkomponent, som är omgiven av en dislokationsfri trench samt integrerad krets framställd enligt förfarandet
TW086109915A TW344885B (en) 1997-05-23 1997-07-14 Integrated circuit, components thereof and manufacturing method
EP98924701A EP0985225A2 (en) 1997-05-23 1998-05-18 Integrated circuit, components thereof and manufacturing method
KR10-1999-7010873A KR100537419B1 (ko) 1997-05-23 1998-05-18 집적 회로, 이의 소자 및 제조 방법
CN98807562A CN1265225A (zh) 1997-05-23 1998-05-18 集成电路及其元件与制造方法
AU76804/98A AU7680498A (en) 1997-05-23 1998-05-18 Integrated circuit, components thereof and manufacturing method
PCT/SE1998/000929 WO1998053489A2 (en) 1997-05-23 1998-05-18 Integrated circuit, components thereof and manufacturing method
CA002291114A CA2291114A1 (en) 1997-05-23 1998-05-18 Integrated circuit, components thereof and manufacturing method
JP55029198A JP2001525998A (ja) 1997-05-23 1998-05-18 集積回路とその素子と製造方法
US09/083,100 US6251739B1 (en) 1997-05-23 1998-05-22 Integrated circuit, components thereof and manufacturing method
US09/224,711 US6504232B2 (en) 1997-05-23 1998-12-31 Integrated circuit components thereof and manufacturing method
US09/853,632 US6406972B2 (en) 1997-05-23 2001-05-14 Integrated circuit, components thereof and manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9701934A SE512813C2 (sv) 1997-05-23 1997-05-23 Förfarande för framställning av en integrerad krets innefattande en dislokationsfri kollektorplugg förbunden med en begravd kollektor i en halvledarkomponent, som är omgiven av en dislokationsfri trench samt integrerad krets framställd enligt förfarandet

Publications (3)

Publication Number Publication Date
SE9701934D0 true SE9701934D0 (sv) 1997-05-23
SE9701934L SE9701934L (sv) 1998-11-24
SE512813C2 SE512813C2 (sv) 2000-05-15

Family

ID=20407058

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9701934A SE512813C2 (sv) 1997-05-23 1997-05-23 Förfarande för framställning av en integrerad krets innefattande en dislokationsfri kollektorplugg förbunden med en begravd kollektor i en halvledarkomponent, som är omgiven av en dislokationsfri trench samt integrerad krets framställd enligt förfarandet

Country Status (10)

Country Link
US (3) US6251739B1 (sv)
EP (1) EP0985225A2 (sv)
JP (1) JP2001525998A (sv)
KR (1) KR100537419B1 (sv)
CN (1) CN1265225A (sv)
AU (1) AU7680498A (sv)
CA (1) CA2291114A1 (sv)
SE (1) SE512813C2 (sv)
TW (1) TW344885B (sv)
WO (1) WO1998053489A2 (sv)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE512813C2 (sv) * 1997-05-23 2000-05-15 Ericsson Telefon Ab L M Förfarande för framställning av en integrerad krets innefattande en dislokationsfri kollektorplugg förbunden med en begravd kollektor i en halvledarkomponent, som är omgiven av en dislokationsfri trench samt integrerad krets framställd enligt förfarandet
DE69841435D1 (de) 1997-07-11 2010-02-25 Infineon Technologies Ag Ein herstellungsverfahren für hochfrequenz-ic-komponenten
SE522891C2 (sv) 2001-11-09 2004-03-16 Ericsson Telefon Ab L M En kisel-germanium mesa transistor, en metod för dess framställning och en integrerad krets innefattande en sådan transistor
SE520590C2 (sv) 2001-11-15 2003-07-29 Ericsson Telefon Ab L M Halvledarprocess och PMOS-varaktor
US7176129B2 (en) * 2001-11-20 2007-02-13 The Regents Of The University Of California Methods of fabricating highly conductive regions in semiconductor substrates for radio frequency applications
JP2003158178A (ja) * 2001-11-22 2003-05-30 Mitsubishi Electric Corp 半導体装置およびその製造方法
KR100431183B1 (ko) * 2001-12-20 2004-05-12 삼성전기주식회사 바이폴라 트랜지스터와 그 제조방법
KR100766675B1 (ko) * 2001-12-28 2007-10-15 매그나칩 반도체 유한회사 암신호 감소를 위한 이미지센서 제조 방법
KR100456691B1 (ko) * 2002-03-05 2004-11-10 삼성전자주식회사 이중격리구조를 갖는 반도체 소자 및 그 제조방법
US7052541B2 (en) * 2002-06-19 2006-05-30 Board Of Regents, The University Of Texas System Color compositions
US20040018742A1 (en) * 2002-07-25 2004-01-29 Applied Materials, Inc. Forming bilayer resist patterns
US6770541B1 (en) * 2003-02-20 2004-08-03 Newport Fab, Llc Method for hard mask removal for deep trench isolation and related structure
US7015115B1 (en) * 2003-02-20 2006-03-21 Newport Fab, Llc Method for forming deep trench isolation and related structure
CN100433340C (zh) * 2003-12-31 2008-11-12 天津大学 与深亚微米射频工艺兼容的硅光电探测器
US7304354B2 (en) * 2004-02-17 2007-12-04 Silicon Space Technology Corp. Buried guard ring and radiation hardened isolation structures and fabrication methods
US7154136B2 (en) * 2004-02-20 2006-12-26 Micron Technology, Inc. Isolation structures for preventing photons and carriers from reaching active areas and methods of formation
US7492027B2 (en) 2004-02-20 2009-02-17 Micron Technology, Inc. Reduced crosstalk sensor and method of formation
TW200625437A (en) * 2004-12-30 2006-07-16 Macronix Int Co Ltd Shallow trench isolation process of forming smooth edge angle by cleaning procedure
KR100720474B1 (ko) * 2005-06-17 2007-05-22 동부일렉트로닉스 주식회사 씨모스 이미지 센서 및 그 제조방법
US7273815B2 (en) * 2005-08-18 2007-09-25 Lam Research Corporation Etch features with reduced line edge roughness
TWI397972B (zh) * 2005-08-26 2013-06-01 Hitachi Ltd Semiconductor device manufacturing method
TWI310501B (en) * 2005-10-06 2009-06-01 Via Tech Inc Bus controller and data buffer allocation method
KR100695487B1 (ko) * 2006-03-20 2007-03-16 주식회사 하이닉스반도체 반도체 소자 및 그 제조 방법
US7691734B2 (en) * 2007-03-01 2010-04-06 International Business Machines Corporation Deep trench based far subcollector reachthrough
US8331446B2 (en) * 2008-08-31 2012-12-11 Netlogic Microsystems, Inc. Method and device for reordering video information
JP2010103242A (ja) * 2008-10-22 2010-05-06 Rohm Co Ltd 半導体装置の製造方法および半導体装置
KR101585615B1 (ko) * 2009-02-26 2016-01-14 삼성전자주식회사 반도체 장치
CN101872739B (zh) * 2009-04-23 2013-10-23 上海华虹Nec电子有限公司 沟槽的填充方法
CN102468164B (zh) * 2010-10-29 2014-10-08 中国科学院微电子研究所 晶体管及其制造方法
CN103187355B (zh) * 2013-01-29 2015-10-28 中航(重庆)微电子有限公司 具有隔离结构的半导体衬底及其制备方法
CN104163398B (zh) * 2013-05-17 2017-02-08 无锡华润上华半导体有限公司 半导体器件中深槽的填充结构及其填充方法
JP6136571B2 (ja) 2013-05-24 2017-05-31 富士通株式会社 半導体装置及び半導体装置の製造方法
JP6220188B2 (ja) * 2013-08-15 2017-10-25 ルネサスエレクトロニクス株式会社 半導体装置
CN104913805A (zh) * 2014-03-11 2015-09-16 上海华虹宏力半导体制造有限公司 一种提高离子注入机日常检点稳定性的方法
FR3019378A1 (fr) * 2014-03-25 2015-10-02 St Microelectronics Crolles 2 Structure d'isolement entre des photodiodes
CN104952784B (zh) * 2014-03-31 2019-01-08 中芯国际集成电路制造(上海)有限公司 沟槽隔离结构、其制作方法及半导体器件和图像传感器
JP2016152377A (ja) * 2015-02-19 2016-08-22 株式会社リコー 半導体デバイス及びその製造方法並びに撮像装置
US9754993B2 (en) * 2015-08-31 2017-09-05 Taiwan Semiconductor Manufacturing Company, Ltd. Deep trench isolations and methods of forming the same
US10038058B2 (en) 2016-05-07 2018-07-31 Silicon Space Technology Corporation FinFET device structure and method for forming same
CN106410407A (zh) * 2016-11-30 2017-02-15 南通沃特光电科技有限公司 一种具有电磁屏蔽的天线装置
CN106449599A (zh) * 2016-11-30 2017-02-22 南通沃特光电科技有限公司 一种天线装置的制造方法
TWI713092B (zh) * 2018-10-23 2020-12-11 世界先進積體電路股份有限公司 半導體結構及其製造方法
CN111146198B (zh) * 2018-11-06 2022-06-07 世界先进积体电路股份有限公司 半导体结构及其制造方法
US10770396B2 (en) 2018-12-28 2020-09-08 Vanguard International Semiconductor Corporation Semiconductor structure and method for fabricating the same

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4301588A (en) * 1980-02-01 1981-11-24 International Business Machines Corporation Consumable amorphous or polysilicon emitter process
US4381953A (en) * 1980-03-24 1983-05-03 International Business Machines Corporation Polysilicon-base self-aligned bipolar transistor process
US4472873A (en) * 1981-10-22 1984-09-25 Fairchild Camera And Instrument Corporation Method for forming submicron bipolar transistors without epitaxial growth and the resulting structure
US4433471A (en) * 1982-01-18 1984-02-28 Fairchild Camera & Instrument Corporation Method for the formation of high density memory cells using ion implantation techniques
JPS6083346A (ja) * 1983-10-14 1985-05-11 Hitachi Ltd 半導体集積回路装置
US4680614A (en) * 1984-06-25 1987-07-14 Beyer Klaus D Planar void free isolation structure
US4980747A (en) * 1986-12-22 1990-12-25 Texas Instruments Inc. Deep trench isolation with surface contact to substrate
US4789885A (en) * 1987-02-10 1988-12-06 Texas Instruments Incorporated Self-aligned silicide in a polysilicon self-aligned bipolar transistor
US4734382A (en) * 1987-02-20 1988-03-29 Fairchild Semiconductor Corporation BiCMOS process having narrow bipolar emitter and implanted aluminum isolation
US4816423A (en) * 1987-05-01 1989-03-28 Texas Instruments Incorporated Bicmos process for forming shallow npn emitters and mosfet source/drains
JPS6445165A (en) * 1987-08-13 1989-02-17 Toshiba Corp Semiconductor device and manufacture thereof
US4800171A (en) * 1987-10-02 1989-01-24 Advanced Micro Devices, Inc. Method for making bipolar and CMOS integrated circuit structures
US4863877A (en) * 1987-11-13 1989-09-05 Kopin Corporation Ion implantation and annealing of compound semiconductor layers
US4958213A (en) * 1987-12-07 1990-09-18 Texas Instruments Incorporated Method for forming a transistor base region under thick oxide
JPH0797627B2 (ja) * 1987-12-21 1995-10-18 株式会社日立製作所 半導体装置
US4866001A (en) * 1988-07-01 1989-09-12 Bipolar Integrated Technology, Inc. Very large scale bipolar integrated circuit process
KR910008830B1 (ko) * 1988-08-18 1991-10-21 현대전자산업 주식회사 산화물벽과 질화물벽을 이용한 트렌치 측면벽 도핑방법 및 그 반도체 소자
JPH0338044A (ja) * 1989-07-05 1991-02-19 Toshiba Corp 半導体装置の製造方法
US5001073A (en) * 1990-07-16 1991-03-19 Sprague Electric Company Method for making bipolar/CMOS IC with isolated vertical PNP
US5266504A (en) * 1992-03-26 1993-11-30 International Business Machines Corporation Low temperature emitter process for high performance bipolar devices
US5217920A (en) * 1992-06-18 1993-06-08 Motorola, Inc. Method of forming substrate contact trenches and isolation trenches using anodization for isolation
US5270265A (en) * 1992-09-01 1993-12-14 Harris Corporation Stress relief technique of removing oxide from surface of trench-patterned semiconductor-on-insulator structure
US5265504A (en) 1992-12-01 1993-11-30 Hermann Fruhm Cartridge type screwdriver
US5316978A (en) * 1993-03-25 1994-05-31 Northern Telecom Limited Forming resistors for intergrated circuits
EP0698284B1 (en) * 1994-03-15 2000-05-10 National Semiconductor Corporation Planarized trench and field oxide isolation scheme
JP2654540B2 (ja) * 1994-06-21 1997-09-17 日本電気株式会社 半導体装置の製造方法
JP3180599B2 (ja) * 1995-01-24 2001-06-25 日本電気株式会社 半導体装置およびその製造方法
US5592412A (en) * 1995-10-05 1997-01-07 Siemens Aktiengesellschaft Enhanced deep trench storage node capacitance for DRAM
US5763315A (en) * 1997-01-28 1998-06-09 International Business Machines Corporation Shallow trench isolation with oxide-nitride/oxynitride liner
SE512813C2 (sv) * 1997-05-23 2000-05-15 Ericsson Telefon Ab L M Förfarande för framställning av en integrerad krets innefattande en dislokationsfri kollektorplugg förbunden med en begravd kollektor i en halvledarkomponent, som är omgiven av en dislokationsfri trench samt integrerad krets framställd enligt förfarandet
US6306725B1 (en) * 1997-11-19 2001-10-23 Texas Instruments Incorporated In-situ liner for isolation trench side walls and method
US6165843A (en) * 1998-03-20 2000-12-26 Mosel Vitelic, Inc. Covered slit isolation between integrated circuit devices

Also Published As

Publication number Publication date
JP2001525998A (ja) 2001-12-11
SE9701934L (sv) 1998-11-24
US6406972B2 (en) 2002-06-18
US20020132439A1 (en) 2002-09-19
KR20010012906A (ko) 2001-02-26
SE512813C2 (sv) 2000-05-15
TW344885B (en) 1998-11-11
WO1998053489A2 (en) 1998-11-26
CN1265225A (zh) 2000-08-30
KR100537419B1 (ko) 2005-12-19
US6251739B1 (en) 2001-06-26
US20010021559A1 (en) 2001-09-13
AU7680498A (en) 1998-12-11
US6504232B2 (en) 2003-01-07
EP0985225A2 (en) 2000-03-15
WO1998053489A3 (en) 1999-03-11
CA2291114A1 (en) 1998-11-26

Similar Documents

Publication Publication Date Title
SE9701934L (sv) Integrerad krets, komponenter däri, samt framställningsförfarande
EP0139165B1 (en) Method of making a trench isolated integrated circuit device
EP0056856B1 (en) Method for forming p-n junctions, particularly in igfet devices, with improved drain voltage characteristics
US4362575A (en) Method of making buried channel charge coupled device with means for controlling excess charge
US4707456A (en) Method of making a planar structure containing MOS and bipolar transistors
WO1985004760A1 (en) Method for controlled doping trench sidewalls in a semiconductor body
WO1987004860A1 (en) Partially dielectrically isolated semiconductor devices
US4824797A (en) Self-aligned channel stop
US6245636B1 (en) Method of formation of pseudo-SOI structures with direct contact of transistor body to the substrate
US5488012A (en) Silicon on insulator with active buried regions
US6440812B2 (en) Angled implant to improve high current operation of bipolar transistors
JPS6130435B2 (sv)
US6136628A (en) Method for fabricating photodetector
US5686346A (en) Method for enhancing field oxide thickness at field oxide perimeters
EP0118511B1 (en) Integrated circuit contact fabrication process
KR890011097A (ko) 반도체장치의 제조방법
US5147809A (en) Method of producing a bipolar transistor with a laterally graded emitter (LGE) employing a refill method of polycrystalline silicon
US5554562A (en) Advanced isolation scheme for deep submicron technology
US4688314A (en) Method of making a planar MOS device in polysilicon
EP0045848A1 (en) Planar semiconductor integrated circuits including improved bipolar transistor structures and method of fabricating such circuits
ES2258782T3 (es) Metodo de fabricacion de un dispositivo de semiconductores.
EP0067419B1 (en) Method of manufacturing integrated circuit devices using dielectric isolation
KR20020001571A (ko) 트렌치형 dram 셀의 보다 높은 충전 유지 시간을 위한페디스털 칼라 구조
US7112461B2 (en) Fabrication process for integrated circuit having photodiode device
US5070031A (en) Complementary semiconductor region fabrication