SE8902718L - Asynkron avbrottsarbitrerare - Google Patents

Asynkron avbrottsarbitrerare

Info

Publication number
SE8902718L
SE8902718L SE8902718A SE8902718A SE8902718L SE 8902718 L SE8902718 L SE 8902718L SE 8902718 A SE8902718 A SE 8902718A SE 8902718 A SE8902718 A SE 8902718A SE 8902718 L SE8902718 L SE 8902718L
Authority
SE
Sweden
Prior art keywords
interrupt
interrupt request
requests
host
asynchronous
Prior art date
Application number
SE8902718A
Other languages
Unknown language ( )
English (en)
Other versions
SE8902718D0 (sv
Inventor
J D Sproch
Original Assignee
Standard Microsyst Smc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Standard Microsyst Smc filed Critical Standard Microsyst Smc
Publication of SE8902718D0 publication Critical patent/SE8902718D0/sv
Publication of SE8902718L publication Critical patent/SE8902718L/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
SE8902718A 1988-11-25 1989-08-11 Asynkron avbrottsarbitrerare SE8902718L (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US27594588A 1988-11-25 1988-11-25

Publications (2)

Publication Number Publication Date
SE8902718D0 SE8902718D0 (sv) 1989-08-11
SE8902718L true SE8902718L (sv) 1990-05-26

Family

ID=23054468

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8902718A SE8902718L (sv) 1988-11-25 1989-08-11 Asynkron avbrottsarbitrerare

Country Status (4)

Country Link
JP (1) JPH02150946A (sv)
FR (1) FR2639729A1 (sv)
GB (1) GB2225460A (sv)
SE (1) SE8902718L (sv)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6023743A (en) * 1997-06-10 2000-02-08 International Business Machines Corporation System and method for arbitrating interrupts on a daisy chained architected bus
DE10047183A1 (de) * 2000-09-22 2002-04-18 Infineon Technologies Ag Digitales Zwischenspeicherbauelement
US7225283B1 (en) * 2003-12-23 2007-05-29 Cypress Semiconductor Corporation Asynchronous arbiter with bounded resolution time and predictable output state

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3473156A (en) * 1964-05-04 1969-10-14 Gen Electric Data processing unit for providing sequential memory access and record thereof under control of external apparatus
US3643229A (en) * 1969-11-26 1972-02-15 Stromberg Carlson Corp Interrupt arrangement for data processing systems
GB1425173A (en) * 1972-05-03 1976-02-18 Gen Electric Co Ltd Data processing systems
GB1444783A (sv) * 1972-10-04 1976-08-04
US3831151A (en) * 1973-04-04 1974-08-20 Gte Automatic Electric Lab Inc Sense line processor with priority interrupt arrangement for data processing systems
US4419762A (en) * 1982-02-08 1983-12-06 Sperry Corporation Asynchronous status register
US4631670A (en) * 1984-07-11 1986-12-23 Ibm Corporation Interrupt level sharing
US4764893A (en) * 1985-04-26 1988-08-16 International Business Machines Corporation Noise-immune interrupt level sharing

Also Published As

Publication number Publication date
GB8918666D0 (en) 1989-09-27
GB2225460A (en) 1990-05-30
JPH02150946A (ja) 1990-06-11
FR2639729A1 (fr) 1990-06-01
SE8902718D0 (sv) 1989-08-11

Similar Documents

Publication Publication Date Title
SE9101325D0 (sv) Foerfarande foer att oeka databehandlingshastigheten i datasystem
CA2124031A1 (en) System Direct Memory Access (DMA) Support Logic for PCI Based Computer System
ATE176063T1 (de) Parallelschlussschnittstellenschaltkreise in rechnersystemen
US5163145A (en) Circuit for determining between a first or second type CPU at reset by examining upper M bits of initial memory reference
SE8902718D0 (sv) Asynkron avbrottsarbitrerare
KR940006014A (ko) 비교기를 갖는 타이머 회로
KR910008593A (ko) 중앙 처리기용 중단 방식 제어
EP0436211B1 (en) Apparatus enabling observation of internal memory-mapped registers
KR0116472Y1 (ko) 응답속도 가변 디바이스 정합회로
SU1341636A1 (ru) Устройство дл прерывани программ
JPS5617417A (en) Common bus supervisory system
EP0121016B1 (en) Display terminal
JPS57143654A (en) Memory sequence extending circuit
KR880011679A (ko) Dma 억세스 중재 장치
SU1453412A1 (ru) Устройство дл ввода информации от двухпозиционных датчиков
SU943845A1 (ru) Устройство дл регенерации динамической пам ти
SU1201830A1 (ru) Устройство дл ввода информации
SU1541624A1 (ru) Устройство дл буферизации информации
SU1674140A2 (ru) Устройство дл контрол интерфейса ввода-вывода
RU1805467C (ru) Устройство дл обслуживани запросов
SU1658165A1 (ru) Устройство дл сопр жени источника информации с процессором
KR950015097A (ko) 공유메모리를 이용한 이중 프로세서시스템
JPS5617442A (en) Parity error processing system
KR930008577A (ko) 타이머 인터럽트의 영향을 받지 않는 슬립모드 회로
JPH0346048A (ja) データ処理システム

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8902718-9

Effective date: 19920314